

August 1998 Revised December 2000

GTLP6C816A GTLP/LVTTL 1:6 Clock Driver

General Description

The GTLP6C816A is a clock driver that provides LVTTL to GTLP signal level translation (and vice versa). The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL(P) logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTL(P) has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Interface between LVTTL and GTLP logic levels
- Designed with edge rate control circuitry to reduce output noise on the GTLP port
- V_{REF} pin provides external supply reference voltage for receiver threshold adjustibility
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced BiCMOS technology
- Bushold data inputs on A port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down and power off high impedance for live insertion
- Open drain on GTLP to support wired-or connection
- A Port source/sink -24mA/+24mA
- B Port sink +50mA
- 1:6 fanout clock driver for TTL port
- 1:2 fanout clock driver for GTLP port
- Low voltage version of GTLP6C816

Ordering Code:


Order Number	Package Number	Package Description
GTLP6C816AMTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device is also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Pin Descriptions

Pin Names	Description
TTLIN, GTLPIN	Clock Inputs (LVTTL and GTLP respectively)
OEB	Output Enable (Active LOW) GTLP Port (LVTTL Levels)
OEA	Output Enable (Active LOW) TTL Port (LVTTL Levels)
V _{CCT} .GNDT	TTL Output Supplies
V _{CC}	Internal Circuitry V _{CC}
GNDG	OBn GTLP Output Grounds
V_{REF}	Voltage Reference Input
OA0-OA5	TTL Buffered Clock Outputs
OB0-OB1	GTLP Buffered Clock Outputs

Connection Diagram



Functional Description


The GTLP6C816A is a clock driver providing LVTTL-to-GTLP clock translation, and GTLP-to-LVTTL clock translation in the same package. The LVTTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-LVTTL direction the clock receiver path is a 1:6 buffer with a single Enable control (OEA). Data polarity is inverting for both directions.

Truth Tables

Inpu	ts	Outputs
TTLIN	OEB	OBn
Н	L	L
L	L	Н
Х	Н	High Z

Inpu	ts	Outputs
GTLPIN OEA		OAn
Н	L	L
L	L	Н
Х	Н	High Z

Logic Diagram



Absolute Maximum Ratings(Note 1) Recommended Operating Supply Voltage (V.) 0.5 V/ta 14.6 V Conditions (Note 3)

Supply Voltage (V_{CC}) -0.5V to +4.6V CONCILIONS (Note 3)

DC Input Voltage (V_{I}) -0.5V to +4.6V Supply Voltage V_{CC} 3.15V to 3.45V

DC Output Voltage (V_O) Bus Termination Voltage (V_{TT})

Outputs 3-STATE -0.5V to +4.6V GTLP 1.47V to 1.53V Outputs Active (Note 2) -0.5V to +4.6V GTL 1.14V to 1.26V DC Output Sink Current into V_{REF} 0.98V to 1.02V

OA Port I_{OL} 48 mA Input Voltage (V_I) on INA-Port

DC Output Source Current and Control Pins 0.0V to 3.45V

from OA Port I_{OH} –48 mA HIGH Level Output Current (I_{OH})

DC Output Sink Current into OA Port -24 mA

OB Port in the LOW State I_{OL} 100 mA LOW Level Output Current (I_{OL})

DC Input Diode Current (I_{IK}) OA Port +24 mA $V_{I} < 0V$ -50 mA OB Port +50 mA

DC Output Diode Current (I_{OK}) Operating Temperature (T_A) -40° C to $+85^{\circ}$ C

Vo > Vcc +50 mA will darlage to the device may occur. Exposure to these conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not increased.

Storage Temperature (T_{STG})

-65°C to +150°C

Note 2: I_o Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{REF} = 1.0V$ (unless otherwise noted).

	Symbol	Test (Conditions	Min	Typ (Note 4)	Max	Units
V _{IH}	GTLPIN			V _{REF} +0.05		V _{TT}	V
	Others			2.0			V
V _{IL}	GTLPIN			0.0		V _{REF} -0.05	V
	Others					0.8	V
V _{REF} (Note 5)	GTLP				1.0		V
V _{TT} (Note 5)	GTLP				1.5		V
V _{IK}		V _{CC} = 3.15V	$I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	OAn Port	V _{CC} = 3.15V	$I_{OH} = -100 \mu A$	V _{CC} -0.2			
			$I_{OH} = -18 \text{ mA}$	2.4			V
			I _{OH} = -24 mA	2.2			
V _{OL}	OAn Port	V _{CC} = 3.15V	$I_{OL} = 100 \mu A$			0.2	
			$I_{OL} = 18 \text{ mA}$			0.4	V
			$I_{OL} = 24 \text{ mA}$			0.5	
V _{OL}	OBn Port	V _{CC} = 3.15V	$I_{OL} = 100 \mu A$			0.2	V
			$I_{OL} = 40 \text{ mA}$			0.4	
			$I_{OL} = 50 \text{ mA}$			0.55	
I _I	TTLIN/	V _{CC} = 3.45V	V _I = 3.45V			5	μА
	Control Pins		$V_I = 0V$			-5	μА
	GTLPIN	V _{CC} = 3.45V	$V_I = V_{TT}$			5	μА
			$V_I = 0$			-5	μΑ
l _{OFF}	TTLIN	V _{CC} = 0	V_{I} or $V_{O} = 0V$ to 3.45V			30	μΑ
	GTLPIN	V _{CC} = 0	V_I or $V_O = 0V$ to V_{TT}			30	μΑ
I _{PU/PD}	OAn or OBn Ports	V _{CC} = 0 to 1.5V	OE = Don't Care			30	μА
I _{OZH}	OAn-Port	V _{CC} = 3.45V	V _O =3.45V			5	*
	OBn-Port		V _O = 1.5V			5	μА
I _{OZL}	OAn-Port	V _{CC} = 3.45V	$V_O = 0$			-5	μΑ
I _{CC}	OAn or	V _{CC} = 3.45V	Outputs HIGH		5.5	10	
	OBn Ports		Outputs LOW		5	10	mA
		$V_I = V_{CC}$ or GND	Outputs Disabled	j j	5.5	10	

DC Electrical Characteristics (Continued)

Symbol		Test Conditions		Min	Typ (Note 4)	Max	Units
ΔI_{CC}	TTLIN	V _{CC} = 3.45V	$V_I = V_{CC} - 0.6$			2	mA
Cl	Control Pins/GTLPIN/TTLIN		$V_I = V_{CC}$ or 0		4.5		
CO	OAn Port		$V_I = V_{CC}$ or 0		6.0		pF
	OBn Port		$V_I = V_{CC}$ or 0		8.0		

Note 4: All typical values are at $V_{CC} = 3.3V$ and $T_A = 25^{\circ}C$.

Note 5: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and R_{TERM} can be adjusted to accommodate backplane impedances other than 50Ω , within the boundaries of not exceeding the DC Absolute I_{OL} ratings. Similarly V_{REF} can be adjusted to compensate for changes in V_{TT} .

AC Electrical Characteristics

Over recommended range of supply voltage and operating free air temperature. $V_{REF} = 1.0V$ (unless otherwise noted).

 $C_L = 30 \text{ pF for OBn-Port and } C_L = 50 \text{ pF for OAn-Port.}$

0	From	То	Min	Тур	Max	Unite	
Symbol	(Input)	(Output)		(Note 6)		Units	
f _{TOGGLE}	TTLIN	OBn	175			MHz	
	GTLPIN	OAn	175				
t _{PLH}	TTLIN	OBn	1.3	2.3	4.0		
t _{PHL}			0.9	2.6	4.3	ns	
t _{PLH}	OEB	OBn	1.5	2.6	4.1		
t _{PHL}			1.2	2.5	4.1	ns	
t _{RISE}	Transition Time, OB (Outputs (20% to 80%)		1.3		ns	
t _{FALL}	Transition Time, OB	outputs (20% to 80%)		1.3			
t _{RISE}	Transition Time, OA	outputs (10% to 90%)		1.2		ns	
t _{FALL}	Transition Time, OA	outputs (10% to 90%)		2.0			
t _{PZH} , t _{PZL}	OEA	OAn	0.5	2.9	4.8		
t _{PLZ} , t _{PHZ}			0.5	2.4	4.4	ns	
t _{PLH}	GTLPIN	OAn	1.9	3.6	5.7	ns	
t _{PHL}			2.1	3.5	5.3		

Note 6: All typical values are at $V_{CC}=3.3\ V$ and $T_A=25^{\circ}C.$

Extended Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 1.0V$ (unless otherwise noted). $C_L = 30~pF$ for B Port and $C_L = 50~pF$ for A Port

Symbol	From	То	Min	Тур	Max	Units	
	(Input)	(Output)		(Note 7)			
t _{OSLH} (Note 8)	Α	В		0.1	0.2	ns	
t _{OSHL} (Note 8)	Α	В		0.1	0.6	115	
t _{PS} (Note 9)	Α	В		0.3	1.0	ns	
t _{PV(HL)} (Note 10)(Note 11)	Α	В			1.3	ns	
t _{OSLH} (Note 8)	В	A		0.1	0.7	ns	
t _{OSHL} (Note 8)	В	Α		0.1	0.4	115	
t _{OST} (Note 8)	В	A		0.2	1.1	ns	
t _{PS} (Note 9)	В	A		0.1	1.0	ns	
t _{PV} (Note 10)	В	Α			2.4	ns	

Note 7: All typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.


Note 8: $t_{\rm OSHL}/t_{\rm OSLH}$ and $t_{\rm OST}$ — Output-to-Output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case $V_{\rm CC}$ and temperature and apply to any outputs switching in the same direction dither HIGH-to-LOW ($t_{\rm OSHL}$) or LOW-to-HIGH ($t_{\rm OSLH}$) or in opposite directions both HL and LH ($t_{\rm OST}$). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 9: t_{PS} – Pin or Transition skew is defined as the difference between the LOW-to-HIGH transition and the HIGH-to-LOW transition on the same pin. The parameter is measured across all the outputs of the same chip is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device

Note 10: t_{PV} – Part-to-Part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device-to-device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP output could vary on the backplane due to the loading and impedance seen by the device.


Note 11: Due to the open drain structure on GTLP outputs t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.

Test Circuit and Timing Waveforms



Note A: C_L includes probes and jig capacitance.


Test Circuit for B Outputs




Note A: C_L includes probes and jig capacitance.

Note B: For B Port $C_L = 30 \text{ pF}$ is used for worst case.

Voltage Waveform - Propagation Delay Times



Voltage Waveform - Enable and Disable Times




Output Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the control output Output Waveforms 2 is for an output with internal conditions such that the output is HIGH except when disabled by the control output

Input and Measure Conditions

	A or LVTTL Pins	B or GTLP Pins
V_{inHIGH}	3.0	1.5
V_{inLOW}	0.0	0.0
V _M	1.5	1.0
V _X	V _{OL} + 0.3V	N/A
V _Y	V _{OH} + 0.3V	N/A

All input pulses have the following characteristics: Frequency = 10MHz, $t_{RISE} = t_{FALL} = 2$ ns, $Z_0 = 50\Omega$. The outputs are measured one at a time with one transition per measurement.



24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com