ETR0216-002

Voltage Detector with Delay Time Adjustable

■GENERAL DESCRIPTION

The XC6119 series is a highly precise, low power consumption voltage detector, manufactured using CMOS and laser trimming technologies.

The device includes the built-in delay circuit. A release delay time can be set freely by connecting an external delay capacitor to the Cd pin.

The device using an ultra small package (USPN-4) is suited for high density mounting applications.

Both CMOS and N-channel open drain output configurations are available.

APPLICATIONS

■FEATURES

High Accuracy : +2% Microprocessor reset circuitry (Detection Voltage ≥1.5V) Charge voltage monitors : +30mV Memory battery back-up switch circuits (Detection Voltage <1.5V) Low Power Consumption : $0.5 \,\mu$ A in detect state Power failure detection circuits (TYP., VDF=1.0V, VIN= 0.9V) $0.9\,\mu$ A in release state (TYP., VDF=1.0V, VIN= 1.1V) : 0.8V ~ 5.0V (0.1V increments) **Detect Voltage Options** : 0.7V ~ 6.0V **Operating Voltage Range Detect Voltage Temperature Characteristics** : ±100ppm/°C (TYP.) **Output Configuration** : CMOS or N-channel open drain **Operating Temperature Range** : -40 °C ~ +85 °C **Built-In Delay Circuit** : Delay Time Adjustable : SSOT-24, USPN-4 Packages : EU RoHS Compliant, Pb Free **Environmentally Friendly**

■TYPICAL APPLICATION CIRCUIT ■TYPICAL PERFORMANCE

CHARACTERISTICS



Release Delay Time vs. Delay Capacitance

■ PIN CONFIGURATION



USPN-4 (BOTTOM VIEW)



■ PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTION
USPN-4	SSOT-24		T ONO HON
1	4	Vout	Output (Detect "L")
2	3	Cd	Delay Capacitance
3	2	Vss	Ground
4	1	Vin	Input

■ PRODUCT CLASSIFICATION

Ordering Information

XC6119(123456-7)(*1)

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
1	Output Configuration	С	CMOS output
U	Output Configuration	Ν	N-ch open drain output
23	Detect Voltage	08 ~ 50	e.g. 18→1.8V
4	Output Delay & Hysteresis	A	Built-in delay pin & hysteresis 5% (TYP.)
56-7	Packages	7R-G	USPN-4
30-0	Packages Taping Type ^(*2)	NR-G	SSOT-24

^(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

^(*2) The device orientation is fixed in its embossed tape pocket. For reverse orientation, please contact your local Torex sales office or representative. (Standard orientation: ⑤R-⑦, Reverse orientation: ⑤L-⑦)

■BLOCK DIAGRAMS



VIN $\overline{\mathbf{X}}$ M2 RSEN=R1+R2+R3 ⊣⊵ \geq R1 Comparator Inverter Rdelay \leq 🛛 иоит \geq R2 Vref M5 М3 M1 \leq R3 I. ŧΧ Cd VSS

(2) XC6119N (N-ch Open Drain Output)

Ta=25°C

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V _{IN}	V _{SS} -0.3~+7.0	V
Output Current		I _{OUT}	10	mA
Output	XC6119C (*1)	Vout	V _{SS} -0.3~V _{IN} +0.3	v
Voltage	XC6119N (*2)	VOUT	V _{SS} -0.3~+7.0	v
Delay Pin Voltage		V _{CD}	V _{SS} -0.3~V _{IN} +0.3	V
Delay Pin Current		I _{CD}	5.0	mA
Power	USPN-4 *	Pd	100	mW
Dissipation	SSOT-24	Pu	150	TTIVV
Operating Temperature Range		Та	-40~+85	°C
Storage Temperature Range		Tstg	-55~+125	°C

NOTE:

*1: CMOS output

*2: N-ch open drain output

■ELECTRICAL CHARACTERISTICS

								Ta=25°C
PAR	AMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUI
Opera	ting Voltage	V _{IN}	$V_{DF(T)}=0.8$ ~5.0V ^(*1)	0.7		6.0	V	-
Dete	ct Voltage	V _{DF}	V _{DF(T)} =0.8~5.0V		E-1		V	1
Hyste	resis Width	V _{HYS}	V _{IN} =1.0~6.0V	V _{DF} × 0.02	V _{DF} × 0.05	V _{DF} × 0.08	V	1
Suppl	y Current 1	I _{SS1}	$V_{IN}=V_{DF} \times 0.9$ $V_{DF(T)}=0.8 \sim 1.9V$ $V_{DF(T)}=2.0 \sim 3.9V$ $V_{DF(T)}=4.0 \sim 5.0V$		0.5 0.6 0.7	1.2 1.3 1.4	μA	2
Suppl	y Current 2	I _{SS2}	$V_{IN}=V_{DF} \times 1.1$ $V_{DF(T)}=0.8 \sim 1.9V$ $V_{DF(T)}=2.0 \sim 3.9V$ $V_{DF(T)}=4.0 \sim 5.0V$		0.9 1.1 1.2	1.8 2.0 2.2	μA	2
			$V_{IN}=0.7V$ $V_{DS}=0.5V(Nch)$ $V_{IN}=1.0V(\&2)$	0.01	0.36			
Output Current	I _{OUT1}	$\frac{V_{DS}=0.5V(Nch)}{V_{IN}=2.0V(33)}$ $\frac{V_{DS}=0.5V(Nch)}{V_{DS}=0.5V(Nch)}$	0.1	0.7 1.6		mA	3	
·		V _{IN} =3.0V(※4) V _{DS} =0.5V(Nch)	1.2	2.0				
		V _{IN} =4.0V(※5) V _{DS} =0.5V(Nch)	1.6	2.3				
		I _{OUT2} (*6)	$V_{IN}=VDF \times 1.1$ $V_{DS}=0.5V(Pch)$	E-2			mA	4
Leak	CMOS output	I _{LEAK}	V _{IN} =6.0V, V _{OUT} =6.0V,		0.20		μA	3
Current	N-ch Open Drain Output	LEAN	Cd: Open		0.20	0.40	<i>μ</i>	e
Char	nperature racteristics	∆ V _{DF} / (∆ Ta ・ V _{DF})	-40 °C≦Ta≦85 °C		±100		ppm/ ^o C	1
Delay R	Resistance (*7)	R _{DELAY}	V _{IN} =6.0V, Cd=0V	1.6	2.0	2.4	MΩ	5
	n Sink Current	I _{CD}	Cd=0.5V, V _{IN} =0.7V	8	60		μA	5
-	apacitance Pin	V _{TCD}	V _{IN} =1.0V	0.4	0.5	0.6	v	6
Unspecit	hold Voltage fied Operating	V _{UNS}	V _{IN} =6.0V V _{IN} =0∼0.7V	2.9	3.0 0.3	3.1 0.4	V	7
	Itage ^(*8) Delay Time ^(*9)	t _{DF0}	V _{IN} =6.0→0.7V Cd: Open		30	230	μs	8
Detect D	Delay Time ^(*9)	t _{DR0}	V _{IN} =0.7V→6.0V Cd: Open		30	200	μs	8

NOTE:

*1: VDF(T): Setting Detect Voltage

*2: VDF(T)>1.0V

*3: VDF(T)>2.0V

*4: VDF(T)>3.0V

*5: VDF(T)>4.0V

*6: This numerical value is applied only to the XC6119C series (CMOS output).

*7: Calculated from the voltage value and the current value of both ends of the resistor.

*8: The maximum voltage of the VOUT in the range of the VIN 0 to 0.7V. This numerical value is applied only to the XC6119C series (CMOS output).

*9: Time which ranges from the state of VIN =VDF to the VOUT reaching 0.6V when the VIN falls without connecting to the Cd pin.

*10: Time which ranges from the state of VIN= VDF +VHYS to the VOUT reaching 5.4V when the VIN rises without connecting to the Cd pin.

■VOLTAGE CHART

SYMBOL		E-1		E	-2
PARAMETER					
	DETECT VOLTAGE (*1)			OUTPUT CURRENT (*2)	
SETTING		(V)		(mA)	
DETECT		()		Υ.	,
VOLTAGE				-	
V _{DF(T)}		V _{DF}	• • • • • •		UT2
	MIN.	TYP.	MAX.	MIN.	TYP.
0.8	0.770	0.8	0.830		
0.9	0.870	0.9	0.930	-0.40	-0.20
1.0	0.970	1.0	1.030		
1.1	1.070	1.1	1.130		
1.2	1.170	1.2	1.230	-0.60	-0.30
1.3	1.270	1.3	1.330		
1.4	1.370	1.4	1.430		
1.5	1.470	1.5	1.530		
1.6	1.568	1.6	1.632		
1.7	1.666	1.7	1.734	-0.80	-0.40
1.8	1.764	1.8	1.836		
1.9	1.862	1.9	1.938		
2.0	1.960	2.0	2.040		
2.1	2.058	2.1	2.142		-0.50
2.2	2.156	2.2	2.244		
2.3	2.254	2.3	2.346	-1.00	
2.4	2.352	2.4	2.448		
2.5	2.450	2.5	2.550		
2.6	2.548	2.6	2.652		
2.7	2.646	2.7	2.754		
2.8	2.744	2.8	2.856		
2.9	2.842	2.9	2.958		
3.0	2.940	3.0	3.060		
3.1	3.038	3.1	3.162		
3.2	3.136	3.2	3.264		
3.3	3.234	3.3	3.366		
3.4	3.332	3.4	3.468	-1.20	-0.60
3.5	3.430	3.5	3.570		0.00
3.6	3.528	3.6	3.672		
3.7	3.626	3.7	3.774		
3.8	3.724	3.8	3.876		
3.9	3.822	3.9	3.978		
4.0	3.920	4.0	4.080		
4.1	4.018	4.1	4.182		
4.2	4.116	4.2	4.284		
4.3	4.214	4.3	4.386		
4.4	4.321	4.4	4.488		
4.5	4.410	4.5	4.590	-1.30	-0.65
4.6	4.508	4.6	4.692		
4.7	4.606	4.7	4.794		
4.8	4.704	4.8	4.896		
4.9	4.802	4.9	4.998		
5.0	4.900	5.0	5.100		

NOTE:

*1: When VDF(T) \leq 1.4V, the detection accuracy is ±30mV. When VDF(T) \geq 1.5V, the detection accuracy is ±2%.

*2: This numerical value is applied only to the XC6119C series (CMOS output).

■TEST CIRCUITS

Circuit 1



Circuit 3



Circuit 5



Circuit 7



Circuit 2



Circuit 4



Circuit 6



Circuit 8



■OPERATIONAL EXPLANATION

A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2 on the next page.



Figure 1: Typical application circuit example



Figure 2: The timing chart of Figure 1

- (1) As an early state, the input voltage pin is applied sufficiently high voltage to the release voltage and the delay capacitance (Cd) is charged to the input pin voltage. While the input pin voltage (V_{IN}) starts dropping to reach the detect voltage (V_{DF}) ($V_{IN} > V_{DF}$), the output voltage (V_{OUT}) keeps the "High" level (= V_{IN}).
- (2) When the input pin voltage keeps dropping and becomes equal to the detect voltage ($V_{IN} = V_{DF}$), an N-ch transistor for the delay capacitance discharge is turned ON, and starts to discharge the delay capacitance. For the internal circuit, which uses the delay capacitance pin as power input, the reference voltage operates as a comparator of VIN, and the output voltage changes into the "Low" level ($\leq V_{IN} \times 0.1$). The detect delay time (t_{DF}) is defined as time which ranges from $V_{IN} = V_{DF}$ to the V_{OUT} of "Low" level (especially, when the Cd pin is not connected: t_{DF0}).
- ③ While the input pin voltage keeps below the detect voltage, and 0.7V or more, the delay capacitance is discharged to the ground voltage (=V_{SS}) level. Then, the output voltage (V_{OUT}) maintains the "Low" level.
- ④ While the input pin voltage drops to 0.7V or less and it increases again to 0.7V or more, the output voltage may not be able to maintain the "Low" level. Such an operation is called "Unspecified Operation", and voltage which occurs at the output pin voltage is defined as unstable operating voltage (V_{UNS}).

TOIREX 7/16

■ OPERATIONAL EXPLANATION (Continued)

- (5) While the input pin voltage increases more than 0.7V and it reaches to the release voltage level (V_{IN} < V_{DF} + V_{HYS}), the output voltage (V_{OUT}) maintains the "Low" level.
- (6) When the input pin voltage continues to increase more than 0.7V up to the release voltage level (= V_{DF} + V_{HYS}), the N-ch transistor for the delay capacitance discharge will be turned OFF, and the delay capacitance will be started discharging via a delay resistor (Rdelay). The internal circuit, which uses the delay capacitance pin as power input, will operate as a hysteresis comparator (Rise Logic Threshold: V_{TLH}=V_{TCD}, Fall Logic Threshold: V_{THL}=V_{SS}) while the input pin voltage keeps higher than the detect voltage (V_{IN} > V_{DF}).
- O While the input pin voltage becomes equal to the release voltage or higher and keeps the detect voltage or higher, the delay capacitance (Cd) will be charged up to the input pin voltage. When the delay capacitance pin voltage (V_{CD}) reaches to the delay capacitance pin threshold voltage (V_{TCD}), the output voltage changes into the "High" (=V_{IN}) level. t_{DR} is defined as time which ranges from V_{IN}=V_{DF}+V_{HYS} to the V_{OUT} of "High" level (especially when the Cd pin is not connected: t_{DR0}). t_{DR} can be given by the formula (1).

 $t_{DR} = -R_{DELAY} \times Cd \times In (1 - VTCD / VIN) + t_{DR0} \cdots (1)$ * In = a natural logarithm

The release delay time can also be briefly calculated with the formula (2) because the delay resistance is $2.0M \Omega$ (TYP.) and the delay capacitance pin threshold voltage is VIN /2 (TYP.)

 $t_{DR}=R_{DELAY} \times Cd \times 0.69 \cdots (2)$

* R_{DELAY} is 2.0MΩ (TYP.)

As an example, presuming that the delay capacitance is 0.68 μ F, $t_{\rm DR}$ is :

 $2.0 \times 10^{6} \times 0.68 \times 10^{-6} \times 0.69 = 938(ms)$

- * Note that the release delay time may remarkably be short when the delay capacitance is not discharged to the ground (=V_{SS}) level because time described in ③ is short.
- (8) While the input pin voltage is higher than the detect voltage ($V_{IN} > V_{DF}$), therefore, the output voltage maintains the "High"(= V_{IN}) level.

Release Delay Time Chart

Delay Capacitance [Cd]	Release Delay Time [tDR] (TYP.)	Release Delay Time [tDR] (MIN. ~ MAX.) *1
(μF)	(ms)	(ms)
0.01	13.8	11.0 ~ 16.6
0.022	30.4	24.3 ~ 36.4
0.047	64.9	51.9 ~ 77.8
0.1	138	110 ~ 166
0.22	304	243 ~ 364
0.47	649	519 ~ 778
1	1380	1100 ~ 1660

* The release delay time values above are calculate by using formula (2).

*1: The release delay time (t_{DR}) is influenced by the release capacitance (Cd).

■NOTES ON USE

- 1. Use this IC within the stated maximum ratings. Operation beyond these limits may cause degrading or permanent damage to the device.
- 2. The input pin voltage drops by the resistance between power supply and the VIN pin, and by through current at operation of the IC. At this time, the operation may be wrong if the input pin voltage falls below the minimum operating voltage range. In CMOS output, for output current, drops in the input pin voltage similarly occur. Oscillation of the circuit may occur if the drops in voltage, which caused by through current at operation of the IC, exceed the hysteresis voltage. Note it especially when you use the IC with the VIN pin connected to a resistor.
- 3. Note that a rapid and high fluctuation of the input pin voltage may cause a wrong operation.
- 4. Power supply noise may cause an operational function error. Care must be taken to put an external capacitor between V_{IN}-GND and test on the board carefully.
- 5. When there is a possibility of which the input pin voltage falls rapidly (e.g.: 6.0V to 0V) at release operation with the delay capacitance pin (Cd) connected to a capacitor, use a schottky barrier diode connected between the VIN pin and the Cd pin as the Figure 3 shown below.
- When N-channel open drain output is used, output voltages V_{OUT} at voltage detection and release are determined by a
 pull-up resistor tied to the output pin. A resistance value of the pull-up resistor can be selected with referring to the
 followings. (Refer to Figure 4)

During detection, the formula is given as

VOUT=VPULL/(1+RPULL/RON)

where V_{PULL} is pull-up voltage and R_{ON} (*1) is ON resistance of N-channel driver M5 ($R_{ON}=V_{DS}/I_{OUT1}$ from the electrical characteristics table).

For example, when $V_{IN}=2.0V$ (*2), $R_{ON} = 0.5/0.8 \times 10^{-3}=625 \Omega$ (MIN.) and if you want to get V_{OUT} less than 0.1V when $V_{PULL}=3.0V$, R_{PULL} can be calculated as follows;

$$R_{PULL}=(V_{PULL} / V_{OUT}-1) \times R_{ON}=(3/0.1-1) \times 625 = 18 \text{ k} \Omega$$

Therefore, pull-up resistance should be selected $18k\Omega$ or higher.

(*1) V_{IN} is smaller, R_{ON} is bigger

(*2) For the calculation, the lowest V_{IN} should be used among of the V_{IN} range

During release, the formula is given as

V_{OUT}=V_{PULL}/(1+R_{PULL}/R_{OFF})

where V_{PULL} is pull-up voltage R_{OFF} is OFF resistance of N-channel driver M5 ($R_{OFF}=V_{OUT}/I_{LEAK}=15M\Omega$ from the electrical characteristics table)

For examples, if you want to get V_{OUT} larger than 5.99V when V_{PULL} is 6.0V, R_{PULL} can be calculated as follows;

 $\mathsf{R}_{\mathsf{PULL}} = (\mathsf{V}_{\mathsf{PULL}}/\mathsf{V}_{\mathsf{OUT}}-1) \times \mathsf{R}_{\mathsf{OFF}} = (6/5.99-1) \times 15 \times 10^6 \\ \doteq 25 \mathrm{k} \Omega$

Therefore, pull-up resistance should be selected $25k\Omega$ or below.



Figure 3: Circuit example with the delay capacitance pin (Cd) connected to a schottky barrier diode

Figure 4: Circuit example of XC6109N Series

TOIREX 9/16

TYPICAL PERFORMANCE CHARACTERISTICS

(1) Supply Current vs. Input Voltage

(2) Detect Voltage vs. Ambient Temperature

XC6119x25Ax



XC6119x25Ax

(3) Hysteresis Voltage vs. Ambient Temperature



(4) Output Voltage vs. Input Voltage





XC6119N25Ax



XC6119x25Ax

■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(5) Output Current vs. Input Voltage



XC6119x50Ax

(6) Cd Pin Sink Current vs. Input Voltage

XC6119x50Ax



(8) Release Delay Time vs. Delay Capacitance





(7) Delay Resistance vs. Ambient Temperature



(9) Detect Delay Time vs. Delay Capacitance



■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(10) Leak Current vs. Ambient Temperature

(11) Leak Current vs. Supply Voltage





■ PACKAGING INFORMATION

●SSOT-24





OUSPN-4









Reference Pattern Layout







TOIREX 13/16

■MARKING RULE

●SSOT-24

① represents output configuration and integer number of detect voltage

CMOS Output (XC6119C Series)

MARK	VOLTAGE (V)	PRODUCT SERIES
A	0.X	XC6119C0**N*
В	1.X	XC6119C1**N*
С	2.X	XC6119C2**N*
D	3.X	XC6119C3**N*
E	4.X	XC6119C4**N*
F	5.X	XC6119C5**N*

N-channel Open Drain Output (XC6119N Series)

MARK	VOLTAGE (V)	PRODUCT SERIES
Н	0.X	XC6119N0**N*
K	1.X	XC6119N1**N*
L	2.X	XC6119N2**N*
М	3.X	XC6119N3**N*
N	4.X	XC6119N4**N*
Р	5.X	XC6119N5**N*

② represents decimal number of detect voltage

MARK	VOLTAGE (V)	PRODUCT SERIES
N	X.0	XC6119**0*N*
Р	X.1	XC6119**1*N*
R	X.2	XC6119**2*N*
S	X.3	XC6119**3*N*
Т	X.4	XC6119**4*N*
U	X.5	XC6119**5*N*
V	X.6	XC6119**6*N*
Х	X.7	XC6119**7*N*
Y	X.8	XC6119**8*N*
Z	X.9	XC6119**9*N*

3 d represents production lot number

01 to 09, 0A to 0Z,11 to 9Z, A1 to A9,AA to Z9,ZA to ZZ repeated (G, I, J, O, Q, W excluded). Note: No character inversion used.



■ MARKING RULE (Continued)

OUSPN-4

① represents product series	1	represents	product	series
-----------------------------	---	------------	---------	--------

MARK	PRODUCT SERIES
В	XC6119*****-G

2 represents output configuration and integer number of detect voltage

Cillos Odiput (ACOTTEC Series)			
MARK	VOLTAGE (V)	PRODUCT SERIES	
A	0.X	XC6119C0**7*-G	
В	1.X	XC6119C1**7*-G	
С	2.X	XC6119C2**7*-G	
D	3.X	XC6119C3**7*-G	
E	4.X	XC6119C4**7*-G	
F	5.X	XC6119C5**7*-G	

CMOS Output (XC6119C Series)

N-channel Open Drain Output (XC6119N Series)

MARK	VOLTAGE (V)	PRODUCT SERIES
Н	0.X	XC6119N0**7*-G
K	1.X	XC6119N1**7*-G
L	2.X	XC6119N2**7*-G
М	3.X	XC6119N3**7*-G
N	4.X	XC6119N4**7*-G
Р	5.X	XC6119N5**7*-G

③ represents decimal number of detect voltage

MARK	VOLTAGE (V)	PRODUCT SERIES
N	X.0	XC6119**0*7*-G
Р	X.1	XC6119**1*7*-G
R	X.2	XC6119**2*7*-G
S	X.3	XC6119**3*7*-G
Т	X.4	XC6119**4*7*-G
U	X.5	XC6119**5*7*-G
V	X.6	XC6119**6*7*-G
Х	X.7	XC6119**7*7*-G
Y	X.8	XC6119**8*7*-G
Z	X.9	XC6119**9*7*-G

(4)(5) represents production lot number

01 to 09, 0A to 0Z,11 to 9Z, A1 to A9,AA to Z9,ZA to ZZ repeated (G, I, J, O, Q, W excluded). Note: No character inversion used.



USPN-4 (TOP VIEW)



- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.

(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)

- Please use the products listed in this datasheet within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

TOREX SEMICONDUCTOR LTD.