# NBC12429/12430/12439 Evaluation Board User's Manual



ON Semiconductor®

http://onsemi.com

## **EVAL BOARD USER'S MANUAL**

#### **Device Description**

The NBC124XX-series are high-speed, programmable PLL-based clock synthesizers. A crystal (or an external frequency source for the 12430 or 12439) provides a reference frequency to the internal PLL. This reference frequency is multiplied by a VCO to a desired frequency by a ratio of integers. The VCO frequency is sent to the N-output divider, where it can be configured to various division ratios and then drive a pair of differential (LV)PECL outputs.

#### **Board Description**

The NBC12429/430/439 Evaluation Board provides a flexible and convenient platform to quickly evaluate, characterize and verify the performance and operation of all three NBC124XX Clock Generators. This user's manual provides detailed information on board contents, layout and its use. It should be used in conjunction with a device data sheet: NBC12429, NBC12430 or NBC12439.

The NBC12429/430/439 Evaluation Board is equipped with a PLCC–28 surface mount socket. Device samples can be ordered separately (<a href="www.onsemi.com">www.onsemi.com</a>).

#### **Board Features**

- Accommodates all Three NBC12429/430/439 Clock Generators
- Supports Use of 10 MHz to 20 MHz Through-Hole or Surface Mount Crystal
- Incorporates DIP Switch Controlled M and N Logic Pins are Programmed on Board, Minimizing Excess Cabling
- P\_Load is Push-button or Externally Controlled
- Serial Input Interfaces are Accessed Externally via SMA Connectors
- Convenient and Compact Board Layout
- 3.3 V or 5 V Split-power Supply Operation
- LVPECL/PECL Differential Output Signals are Monitored via SMA Connectors




Figure 1. Evaluation Board (Top View)




Figure 2. Evaluation Board (Bottom View)

#### LAB SET-UP PROCEDURE

#### **Power Supply Connections and Output Termination**

Each device has a positive supply pin,  $V_{CC}$ , and a negative supply pin, GND.  $V_{TT}$  is the termination supply for the PECL outputs, only.

Power supply terminal connectors,  $V_{CC}$ ,  $V_{TT}$  and GND are provided in the upper right corner of the board. The (LV)PECL  $F_{OUT}$  outputs must be externally DC terminated, off the evaluation board. A "split" or dual power supply technique can be used to take advantage of terminating the (LV)PECL outputs into 50  $\Omega$  of an oscilloscope or a frequency counter. Since  $V_{TT} = V_{CC} - 2$  V, offsetting  $V_{CC}$  by +2 V yields  $V_{TT} = 0$  V or Ground. The  $V_{TT}$  terminal connects to the isolated SMA connector ground plane, and is not to be confused with the device Ground pin. (see AND8020 for more information on terminating ECL)




Figure 3. "Split" or Dual Power Supply Connections




Figure 4. "Split" or Dual Power Supply Connections

**Table 1. "SPLIT" POWER SUPPLY CONFIGURATION** 

Device	Power Supply	"Spilt" Power Supply
Pin	Connector Color	
V <sub>CC</sub>	RED	V <sub>CC</sub> = +2.0 V
	YELLOW	$V_{TT} = V_{CC} - 2 V = 0 V$
GND	BLACK	GND = -1.3 V (or -3.0 V)

#### **Board Layout**

The evaluation board is constructed with GETEK material and is designed to minimize noise, achieve

high bandwidth and minimize crosstalk.

SMA connectors are provided for signal access.

Serial CLOCK, Serial DATA, Serial LOAD and TEST have SMA connector provisions, if the application requires them.

The NBC124XX evaluation board is equipped with DIP switches, used to manipulate the static levels of the

M and N pins. The OFF (Open = "0") condition of the DIP switch asserts a logic LOW on the assigned pin, and the ON (Closed = "1") condition asserts a logic HIGH by way of the device's internal pull-up resistor.

## **Layer Stack**

L1	Signal
L2	SMA Ground
L3	V <sub>CC</sub> (positive power supply)
L4	Signal/Device Ground (negative power
supply)	· · · ·

# Lab Set-up and Measurement Procedure Getting Started

- Equipment Used
- Agilent Signal Generator #33250A for FREF\_EXT on 12430 and 12439
- Tektronix TDS8000 Oscilloscope or Frequency Counter
- Agilent #6624A DC Power Supply
- Digital Voltmeter
- Matched high-speed cables with SMA connectors

In order to get started and demonstrate the NBC124XX, perform the following test set—up sequence:

To monitor the  $F_{OUT}$  outputs on an oscilloscope or frequency counter (with internal 50  $\Omega$  termination impedance), the power supply needs to be DC offset:

1. Connect a "split" power supply to the evaluation board. (see Figures 3 and 4)

- Connect  $V_{CC}$  banana jack to +2.0 VConnect  $V_{TT}$  banana jack to  $SMA\_GND = 0 \text{ V}$ Connect GND banana jack to -1.3 V for 3.3 Voperation; or -3.0 V for 5 V operation
- 2. Ensure the oscilloscope is triggered properly and has 50  $\Omega$  termination to ground. The board does not provide 50  $\Omega$  source termination resistors. Two oscilloscope trigger methods are from F<sub>OUT</sub> (using "T" connector) or directly from  $\overline{F_{OUT}}$ .
- 3. Connect the (LV)PECL  $F_{OUT}/F_{OUT}$  outputs to the oscilloscope with matched cables. The outputs are terminated with 50  $\Omega$  to  $V_{TT}(V_{CC}-2.0 \text{ V})=0 \text{ V}$  = Ground internal to the oscilloscope.
- 4. Determine if a crystal (XTAL) or an external reference (FREF EXT) will be used. See Table 2
  - a) For crystal use on the 12429 or 12430, use a crystal; no jumpers are need. For the 12439, [M7] switch (pin 15) is set to HIGH, use a crystal.
  - b)For external reference use, on the 12430 or 12439, force a logic Low on XTAL\_SEL to choose an external reference frequency. Provide a clock input from a signal generator (10–20 MHz) into FREF EXT.
- 5. Set the programmable M and N pin switches accordingly to achieve the desired function table logic input levels.
- 6. Set the OE pin to a logic HIGH (and PWR\_DWN to a logic LOW on the 12439).




Figure 5. Programmable Jumpers for Device Selection and Operating Options (Pins 2 and 3, PLCC-28)

Table 2. PROGRAMMABLE JUMPER SELECTION FOR PINS 2 AND 3 (PLCC28)

12430		12439				
XTAL	FREF_EXT	XTAL	FREF_EXT	PWR_DOWN		
No Jumper Use Crystal	JMP2 and JMP4 Use SMA J1	Pin 15 (M7/XTAL_SEL ⇒ High) No Jumpers Use Crystals	Pin 15 (M7/XTAL_SEL ⇒ Low) JMP3 Use SMA J1	JMP1 Switch 1 - H $\Rightarrow$ ÷ 16 -L $\Rightarrow$ ÷ 1		

#### **EVALUATION BOARD FEATURES BY PIN**

The NBC12429/430/439 Evaluation Board was designed to accommodate the test and evaluation of all three NBC12429/430/439 Clock Generators. Detailed board features by device pin are described below:

#### Crystal (XTAL1 and XTAL2)

Either a through-hole or surface mount crystal can be used. XTAL1 and XTAL2 have equal length board traces to SMA connectors available to directly interface to the crystal input pins (with an external signal source) when a zero  $\Omega$  resistor (or short) is placed on the board trace at the crystal pins. Otherwise, these board traces and connectors are open and not connected to the crystal pins and have no impedance affect on the crystal pins.

#### M and N

The M and N pins are programmed by the DIP switches. The input logic levels can be monitored by observing the status of the appropriate LED. The M and N device pins have internal pull-up resistors. The NBC124XX evaluation board was designed to take advantage of this attribute. When the M or N switch is in the logic HIGH position, the input pin "floats" to a logic HIGH owing to the pull-up resistor and the LED is turned ON simply for a visual indicator. A logic HIGH voltage is not forced on the pin. In the LOW position, the switch forces the M or N pin to the negative power supply rail, a logic LOW. An LED power supply jumper, J11, is provided to disable the LEDs (current). Measuring only the device power supply current is then possible.

## P LOAD

The P\_LOAD pin "floats" to a logic HIGH by means of the internal pull-up resistor and can be controlled manually with the momentary push-button switch, which is normally OPEN. Depressing and releasing P\_LOAD forces a logic LOW-HIGH-LOW signal on the P\_LOAD pin, latching the M and N logic levels. P-LOAD also has a board trace to an SMA connector for external control.

#### FREF EXT - External Reference Frequency

On the 12430 and 12439, an external reference signal can be forced into FREF\_EXT via SMA J1. The XTAL\_SEL pin must set to a logic LOW. There is no 50  $\Omega$  resistor on this node. If a signal generator requiring output termination is used to drive FREF\_EXT, a 50  $\Omega$  resistor can be added, from the board trace or SMA conductor to the SMA ground.

#### F<sub>OUT</sub> and F<sub>OUT</sub>

The  $F_{OUT}$  and  $\overline{F_{OUT}}$  PECL outputs have equal length board traces with SMA connectors, J8 and J9. Matched cables can connect to an oscilloscope or frequency counter.

#### **Serial and TEST Pins**

S\_CLOCK, S\_DATA, S\_LOAD and TEST pins have board traces connected to SMA connectors J7, J6, J5 and J10 for external control. There are no 50  $\Omega$  resistors on this nodes. If a signal sources requiring output termination are used to drive S\_CLOCK, S\_DATA and S\_LOAD, 50  $\Omega$  resistors can be added, from the board trace or SMA conductor to the SMA ground.

## POWER\_DOWN - (NBC12439)

The Power Down function on the NBC12439 can be carried out manually by setting switch 1 A with the condition described in Table 2 and observing the  $F_{OUT}$  pins;  $\div 1$  or  $\div 16$ .

## OE

The Output Enable function is carried out manually with the OE switch and observing the F<sub>OUT</sub> pins.

**Table 3. NBC12429 PIN DESCRIPTION** 

PIN#	PIN#			OPEN PIN		
28-PLCC	32-TQFP	PIN NAME	I/O	DEFAULT	TYPE	FUNCTION
1	4	PLL_VCC	Supply	Supply	V <sub>CC</sub>	Positive Supply for the PLL and is Connected to +3.3 V or +5.0 V.
	5	PLL_VCC	Supply	Supply	V <sub>CC</sub>	Positive Supply for the PLL and is Connected to +3.3 V or +5.0 V.
2	6	NC				No Connect
3	7	NC				No Connect
4	8	XTAL1	Input		Analog	Crystal Oscillator Interface
5	9	XTAL2	Input		Analog	Crystal Oscillator Interface
6	10	OE	Input	Н	CMOS/TTL	Active HIGH Output enable. The Enable is synchronous to the Output clock to eliminate the possibility of runt pulses on the F <sub>OUT</sub> Outputs.
7	11	P_LOAD	Input	н	CMOS/TTL	Parallel Configuration Control Input. This Pin Loads the Configuration Latches with the contents of the parallel Inputs. The Latches will be transparent when the signal is LOW; therefore, the parallel data must be stable on the LOW-to-HIGH transition of P_LOAD for proper operation.
8	12	M0	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD. M0 is the LSB.
9	13	M1	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
10	14	M2	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
11	15	M3	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
	16	NC		Н		No Connect
12	17	M4	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
13	18	M5	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
14	19	M6	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
15	20	M7	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
16	21	M8	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD. M8 is the MSB.
17	22	N0	Input	н	CMOS/TTL	Output divider Input. Used to configure the Output divider modules. Sampled on the LOW-to-HIGH transition of P_LOAD.
18	23	N1	Input	Н	CMOS/TTL	Output divider Input. Used to configure the Output divider modules. Sampled on the LOW-to-HIGH transition of P_LOAD.
	24	NC				No Connect
19	25	GND	Supply	Supply	Ground	Negative Power Supply (GND)
20	26	TEST	Output		CMOS/TTL	Test and device diagnostics Output; function is determined by serial Configuration bits T[2:0].
21	27	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
	28	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
22	29	GND	Supply	Supply	Ground	Negative Power Supply (GND)
23	30	F <sub>OUT</sub>	Output		PECL	Differential Clock Output
24	31	F <sub>OUT</sub>	Output		PECL	Differential Clock Output
25	32	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
26	1	S_CLOCK	Input	L	CMOS/TTL	Clock Input to the serial Configuration shift registers
27	2	S_DATA	Input	L	CMOS/TTL	Data Input to the serial Configuration shift registers
28	3	S_LOAD	Input	L	CMOS/TTL	Load Input, which Latches the contents of the shift, registers. The Latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation.

Table 4. NBC12430 PIN DESCRIPTION

	PIN			Open Pin		
28-PLCC	32-TQFP	Pin Name	I/O	Default	TYPE	FUNCTION
1	4	PLL_VCC	Supply	Supply	V <sub>CC</sub>	Positive Supply for the PLL and is Connected to +3.3 V or +5.0 V.
	5	PLL_VCC	Supply	Supply	V <sub>CC</sub>	Positive Supply for the PLL and is Connected to +3.3 V or +5.0 V.
2	6	FREF_EXT	Input	L		External PLL reference frequency
3	7	XTAL_SEL	Input	Н		Selects between the crystal and the FREF_EXT source for the PLL
4	8	XTAL1	Input		Analog	Crystal Oscillator Interface
5	9	XTAL2	Input		Analog	Crystal Oscillator Interface
6	10	OE	Input	Н	CMOS/TTL	Active HIGH Output enable. The Enable is synchronous to the Output clock to eliminate the possibility of runt pulses on the F <sub>OUT</sub> Outputs.
7	11	P_LOAD	Input	Н	CMOS/TTL	Parallel Configuration Control Input. This Pin Loads the Configuration Latches with the contents of the parallel Inputs. The Latches will be transparent when the signal is LOW; therefore, the parallel data must be stable on the LOW-to-HIGH transition of P_LOAD for proper operation.
8	12	МО	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD. M0 is the LSB.
9	13	M1	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
10	14	M2	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
11	15	МЗ	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
	16	NC		Н		No Connect
12	17	M4	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
13	18	M5	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
14	19	M6	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
15	20	M7	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
16	21	M8	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD. M8 is the MSB.
17	22	N0	Input	Н	CMOS/TTL	Output divider Input. Used to configure the Output divider modules. Sampled on the LOW-to-HIGH transition of P_LOAD.
18	23	N1	Input	Н	CMOS/TTL	Output divider Input. Used to configure the Output divider modules. Sampled on the LOW-to-HIGH transition of P_LOAD.
	24	NC				No Connect
19	25	GND	Supply	Supply	Ground	Negative Power Supply (GND)
20	26	TEST	Output		CMOS/TTL	Test and device diagnostics Output; function is determined by serial Configuration bits T[2:0].
21	27	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
	28	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
22	29	GND	Supply	Supply	Ground	Negative Power Supply (GND)
23	30	Fout	Output		PECL	Differential Clock Output
24	31	F <sub>OUT</sub>	Output		PECL	Differential Clock Output
25	32	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
26	1	S_CLOCK	Input	L	CMOS/TTL	Clock Input to the serial Configuration shift registers
27	2	S_DATA	Input	<u>L</u>	CMOS/TTL	Data Input to the serial Configuration shift registers
28	3	S_LOAD	Input	L	CMOS/TTL	Load Input, which Latches the contents of the shift, registers. The Latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation.

**Table 5. NBC12439 PIN DESCRIPTION** 


PIN#	PIN#					
28-PLCC	32-TQFP	PIN NAME	I/O	OPEN PIN DEFAULT	TYPE	FUNCTION
1	4	PLL_VCC	Supply	Supply	V <sub>CC</sub>	Positive Supply for the PLL and is Connected to +3.3 V or +5.0 V.
	5	PLL_V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the PLL and is Connected to +3.3 V or +5.0 V.
2	6	PWR_DO WN	Input	L		Forces the F <sub>OUT</sub> Outputs to synchronously reduce its frequency by a factor of 16
3	7	FREF_EXT	Input	L		External PLL reference frequency
4	8	XTAL1	Input		Analog	Crystal Oscillator Interface
5	9	XTAL2	Input		Analog	Crystal Oscillator Interface
6	10	OE	Input	Н	CMOS/TTL	Active HIGH Output enable. The Enable is synchronous to the Output clock to eliminate the possibility of runt pulses on the F <sub>OUT</sub> Outputs.
7	11	P_LOAD	Input	Н	CMOS/TTL	Parallel Configuration Control Input. This Pin Loads the Configuration Latches with the contents of the parallel Inputs. The Latches will be transparent when the signal is LOW; therefore, the parallel data must be stable on the LOW-to-HIGH transition of P_LOAD for proper operation.
8	12	MO	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD. M0 is the LSB.
9	13	M1	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
10	14	M2	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
11	15	M3	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
	16	NC		Н		No Connect
12	17	M4	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
13	18	M5	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
14	19	M6	Input	Н	CMOS/TTL	Used to configure the PLL loop divider. Sampled on the LOW-to-HIGH transition of P_LOAD.
15	20	XTAL_SEL	Input	Н	CMOS/TTL	Selects between the crystal and the FREF_EXT source for the PLL
16	21	NC				No Connect
17	22	N0	Input	Н	CMOS/TTL	Output divider Input. Used to configure the Output divider modulus. Sampled on the LOW-to-HIGH transition of P_LOAD.
18	23	N1	Input	Н	CMOS/TTL	Output divider Input. Used to configure the Output divider modulus. Sampled on the LOW-to-HIGH transition of P_LOAD.
	24	NC				No Connect
19	25	GND	Supply	Supply	Ground	Negative Power Supply (GND)
20	26	TEST	Output		CMOS/TTL	Test and device diagnostics Output; function is determined by serial Configuration bits T[2:0].
21	27	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
	28	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
22	29	GND	Supply	Supply	Ground	Negative Power Supply (GND)
23	30	Fout	Output		PECL	Differential Clock Output
24	31	F <sub>OUT</sub>	Output		PECL	Differential Clock Output
25	32	V <sub>CC</sub>	Supply	Supply	V <sub>CC</sub>	Positive Supply for the internal logic and Output buffers, and is Connected to +3.3 V or +5.0 V.
26	1	S_CLOCK	Input	L	CMOS/TTL	Clock Input to the serial Configuration shift registers
27	2	S_DATA	Input	L	CMOS/TTL	Data Input to the serial Configuration shift registers
28	3	S_LOAD	Input	L	CMOS/TTL	Load Input, which Latches the contents of the shift, registers. The Latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation.

Table 6. NBC12429/12430/12439 PACKAGE PIN DESCRIPTION

PKG PIN#				PKG PIN#			
28-PLCC	12429	12430	12439	32-LQFP	12429	12430	12439
1	VCC-PLL	VCC-PLL	VCC-PLL	1	SCLOCK	SCLOCK	SCLOCK
2	NC	FREF_EXT	PWR_DOWN	2	SDATA	SDATA	SDATA
3	NC	XTAL_SEL	FREF_EXT	3	SLOAD	SLOAD	SLOAD
4	XTAL1	XTAL1	XTAL1	4	VCC_PLL	VCC_PLL	VCC_PLL
5	XTAL2	XTAL2	XTAL2	5	VCC_PLL	VCC_PLL	VCC_PLL
6	OE	OE	OE	6	NC	FREF_EXT	PWR_DOWN
7	P_LOAD	P_LOAD	P_LOAD	7	NC	XTAL_SEL	FREF_EXT
8	MO	MO	MO	8	XTAL1	XTAL1	XTAL1
9	M1	M1	M1	9	XTAL2	XTAL2	XTAL2
10	M2	M2	M2	10	OE	OE	OE
11	M3	М3	МЗ	11	P_LOAD	P_LOAD	P_LOAD
12	M4	M4	M4	12	M0	MO	MO
13	M5	M5	M5	13	M1	M1	M1
14	M6	M6	M6	14	M2	M2	M2
15	M7	M7	XTAL_SEL	15	M3	МЗ	M2
16	M8	M8	NC	16	NC	NC	NC
17	N0	N0	N0	17	M4	M4	M4
18	N1	N1	N1	18	M5	M5	M5
19	GND	GND	GND	19	M6	M6	M6
20	TEST	TEST	TEST	20	M7	M7	XTAL_SEL
21	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	21	M8	M8	NC
22	GND	GND	GND	22	N0	N0	N0
23	Fout	F <sub>OUT</sub>	Fout	23	N1	N1	N1
24	Fout	F <sub>OUT</sub>	F <sub>OUT</sub>	24	NC	NC	NC
25	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	25	GND	GND	GND
26	SCLOCK	SCLOCK	SCLOCK	26	TEST	TEST	TEST
27	SDATA	SDATA	SDATA	27	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
28	SLOAD	SLOAD	SLOAD	28	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
				29	GND	GND	GND
				30	F <sub>OUT</sub>	F <sub>OUT</sub>	F <sub>OUT</sub>
				31	F <sub>OUT</sub>	F <sub>OUT</sub>	F <sub>OUT</sub>
				32	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>

## **Table 7. BILL OF MATERIAL**

Designator	Qty	Component	Description	Digikey #	Vendor PN
J8,J9,J1,J4	4	Connector	SMA Jack, Edge Mount, Johnson Comp Inc. #142-0701-801	J502-ND	142-0701-801
C5,C7,C3,C 6,C8,C11, C14	7	Capacitor	chip, 0.010 μF, 0805, AVX #08055C103KAT2A	478-1383-1-ND	08055C103KAT2A
C10,C13	2	Capacitor	chip, 0.1 μF, 0805, Panasonic #ECJ-2YB1H104K	PCC1840CT-ND	ECJ-2YB1H104K
C9,C12,C4	3	Capacitor	chip, 22 μF, Tant "D", Kemet, T494D226K016AS	399-1782-1-ND	T494D226K016AS
R4-F14	1	Header	Double Row, Male, Sullens, #PTC18DAAN	S2012-18-ND	PTC18DAAN
	11	Resistor	Chip, 330 Ω, 0805, Panasonic #ERJ-6GEYJ331V	P330ACT-ND	ERJ-6GEYJ331V
R2	1	Resistor	Chip, 13.3 Ω, 0805, Panasonic #ERJ-6ENF13R3V	P13.3CCT-ND	ERJ-6ENF13R3V
SW1	1	Switch	SPST, GULL, Sealed, Grayhill #90HBW02P	GH1291-ND	90HBW02P
SW2,SW3, SW4	3	Switch	SPDT, Toggle, 4 Stations, Grayhill #76STC04		76STC04
N0,N1	1	Switch	SPST, Momentary, Push Button, Omron #B3S-1002	SW416-ND	B3S-1002
M0-M8	2	LED	Diffused, Amber, Lumex #SSL-LX2573AD	67-1045-ND	SSL-LX2573AD
XTAL1 & 2	9	LED	Diffused, Green, Lumex #SSL-LX2573GD	67-1046-ND	SSL-LX2573GD
	2	Pin Recepicle	(For Through-Hole Crystal), Mill-Max #M0462-0-15-15-11-14-04-0		
	1	Crystal	16.000 MHz, Series Through–Hole Surface Mount	X1008-ND XC983CT-ND	ECS-160-5-1X ECS-160-5-23A-EN-TR
$V_{CC}$	1		Red Side Launch Banana Jack		DELTRON 571-0500
DUGND	1		Black Side Launch Banana Jack		DELTRON 571-0100
SMAGND	1		Yellow Side Launch Banana Jack		DELTRON 571-0700



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative