


General Description	Product Summary
<ul style="list-style-type: none"> Latest Trench Power MOSFET technology Very Low $R_{DS(on)}$ at 4.5V V_{GS} Low Gate Charge High Current Capability RoHS and Halogen-Free Compliant 	V_{DS} 30V I_D (at $V_{GS}=10V$) 46A $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 9m\Omega$ $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) $< 13.5m\Omega$

Application	100% UIS Tested
<ul style="list-style-type: none"> DC/DC Converters in Computing Isolated DC/DC Converters in Telecom and Industrial 	100% R_g Tested


Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^A	I_D	46	A
$T_C=100^\circ C$		34	
Pulsed Drain Current ^C	I_{DM}	145	
Continuous Drain Current	I_{DSM}	13	A
$T_A=70^\circ C$		11	
Avalanche Current ^C	I_{AS}	25	A
Avalanche energy $L=0.1mH$ ^C	E_{AS}	31	mJ
V_{DS} Spike	V_{SPIKE}	36	V
Power Dissipation ^B	P_D	32	W
$T_C=100^\circ C$		15	
Power Dissipation ^A	P_{DSM}	2.5	W
$T_A=70^\circ C$		1.6	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	15	20	°C/W
Maximum Junction-to-Ambient ^{A,D}		40	50	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	3.7	4.7	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$		100		nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.6	2	2.4	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$	5.5	7.3	9	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$	7	10.3	13.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		91		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
I_S	Maximum Body-Diode Continuous Current			35		A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	850	1150	1500	pF
C_{oss}	Output Capacitance		300	500	800	pF
C_{rss}	Reverse Transfer Capacitance		15	60	150	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.7	1.5	2.3	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=20\text{A}$		18		nC
$Q_g(4.5\text{V})$	Total Gate Charge			8.8		nC
Q_{gs}	Gate Source Charge			4.1		nC
Q_{gd}	Gate Drain Charge			3.6		nC
Q_{gs}	Gate Source Charge	$V_{GS}=4.5\text{V}, V_{DS}=15\text{V}, I_D=20\text{A}$		4.1		nC
Q_{gd}	Gate Drain Charge			3.6		nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.75\Omega, R_{\text{GEN}}=3\Omega$		7.3		ns
t_r	Turn-On Rise Time			10.5		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			21.8		ns
t_f	Turn-Off Fall Time			5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$		14.7		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	15	24	36	nC

A. The value of R_{JJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{JJA} and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_0 is based on $T_{\text{J(MAX)}}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{\text{J(MAX)}}=175^\circ\text{C}$.

D. The R_{JJA} is the sum of the thermal impedance from junction to case R_{JJC} and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{\text{J(MAX)}}=175^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)
 $V_{GS} > \text{or equal to } 6V$




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)











Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 12: Power De-rating (Note F)

Figure 13: Current De-rating (Note F)

Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)

**Figure 15: Drain-source breakdown voltage
(Note E)**

Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

