

# nRF51 Series Reference Manual Version 3.0

The nRF51 series offers a range of ultra-low power System on Chip solutions for your 2.4 GHz wireless products. With the nRF51 series you have a diverse selection of devices including those with embedded *Bluetooth*® low energy and/or ANT<sup>™</sup> protocol stacks as well as open devices enabling you to develop your own proprietary wireless stack and ecosystem.

The nRF51 series combines Nordic Semiconductor's leading 2.4 GHz transceiver technology with a powerful but low power ARM® Cortex<sup>™</sup>-M0 core, a range of peripherals and memory options. The pin and code compatible devices of the nRF51 series offer you the most flexible platform for all your 2.4 GHz wireless applications.



# Contents

1 Revision history	8
2 About this document	9
2.1 Peripheral naming and abbreviations	
2.2 Register tables	
2.2.1 Fields and values	
3 System overview	11
3.1 Summary	
3.2 Block diagram	11
3.3 System blocks	
3.3.1 ARM® Cortex <sup>™</sup> -M0	
3.3.2 2.4 GHz radio	
3.3.3 Power management	
3.3.4 PPI system	
3.3.5 Debugger support	13
4 CPU	14
5 Memory	15
5.1 Functional description	
5.1.1 Memory categories	
5.1.2 Memory types	
5.1.3 Code memory	
5.1.4 Random Access Memory	16
5.1.5 Peripheral registers	
5.2 Instantiation	17
6 Non-Volatile Memory Controller (NVMC)	
6.1 Functional description	
6.1.1 Writing to the NVM	
6.1.2 Writing to User Information Configuration Registers	
6.1.3 Erase all	
6.1.4 Erasing a page in code region 1	
6.1.5 Erasing a page in code region 0	
6.2 Register Overview	
6.3 Register Details	19
7 Factory Information Configuration Registers (FICR)	21
7.1 Functional description	
7.2 Override parameters	
7.3 Register Overview	
7.4 Register Details	22



8 User Information Configuration Registers (UICR)	
8.1 Functional description	
8.2 Register Overview	
8.3 Register Details	
9 Memory Protection Unit (MPU)	28
9.1 Functional description	
9.1.1 Inputs	
9 1 2 Output	29

9.1.2 Output	. 29
9.1.3 Output decision table	29
9.1.4 Exceptions from table	
9.1.5 NVM protection blocks	
9.2 Register Overview	
9.3 Register Details	

10 Peripheral interface	37
10.1 Functional description	
10.1.1 Peripheral ID	
10.1.2 Bit set and clear	
10.1.3 Tasks	
10.1.4 Events	
10.1.5 Shortcuts	
10.1.6 Interrupts	

11 Debugger Interface (DIF)	
11.1 Functional description	
11.1.1 Normal mode	
11.1.2 Debug interface mode	
11.1.3 Resuming normal mode	

12 Power management (POWER)	42
12.1 Functional description	42
12.1.1 Power supply	
12.1.2 Internal LDO setup	
12.1.3 DC/DC converter setup	
12.1.4 Low voltage mode setup	
12.1.5 System OFF mode	
12.1.6 Emulated System OFF mode	44
12.1.7 System ON mode	44
12.1.8 Power supply supervisor	
12.1.9 Power-fail comparator	45
12.1.10 RAM blocks	46
12.1.11 Reset	46
12.1.12 Power-on reset	
12.1.13 Pin reset	46
12.1.14 Wakeup from OFF mode reset	
12.1.15 Soft reset	
12.1.16 Watchdog reset	46
12.1.17 Brown-out reset	
12.1.18 Retained registers	
12.1.19 Reset behavior	
12.2 Register Overview	47



12.3 Register Details	
13 Clock management (CLOCK)	51
13.1 Functional description	
13.1.1 HFCLK clock controller	
13.1.2 LFCLK clock controller	
13.1.3 Calibrating the 32.768 kHz RC oscillator	
13.1.4 Calibration timer	
13.2 Register Overview	
13.3 Register Details	
14 Conoral Purposo Input/Output (CPIO)	56
14 General-Purpose Input/Output (GPIO)	
14.1 Functional description	
14.2 Register Overview	
14.3 Register Details	57
15 GPIO tasks and events (GPIOTE)	
15.1 Functional description	
15.1.1 Pin events and tasks	
15.1.2 Port event	
15.1.3 Task and events pin configuration	
15.2 Register Overview	
15.3 Register Details	
16.1.1 Pre-programmed channels 16.2 Register Overview 16.3 Register Details	74
17 2.4 GHz Radio (RADIO)	
17.1 Functional description	
17.1.1 EasyDMA	
17.1.2 Packet configuration	
17.1.3 Maximum packet length	
17.1.4 Address configuration	
17.1.5 Received Signal Strength Indicator (RSSI)	
17.1.6 Data whitening	
17.1.7 CRC	
17.1.8 Radio states	
17.1.9 Maximum consecutive transmission time	
17.1.10 Transmit sequence	
17.1.11 Receive sequence	
17.1.12 Interframe spacing	
17.1.13 Device address match	
17.1.14 Bit counter	
17.1.15 Bluetooth trim values	
17.2 Register Overview	
17.3 Register Details	
18 Timer/counter (TIMER)	

	••• (•••=•)	••••
18.1 Functional	I description	



18.1.1 Capture	
18.1.2 Compare	
18.1.3 Task delays	
18.1.4 Task priority	
18.2 Register Overview.	
18.3 Register Details	

19 Real Time Counter (RTC)	
19.1 Functional description	
19.1.1 Clock source	
19.1.2 Resolution versus overflow and the PRESCALER	103
19.1.3 The COUNTER register	
19.1.4 Overflow features.	
19.1.5 The TICK event	
19.1.6 Event Control feature	
19.1.7 Compare feature	105
19.1.8 TASK and EVENT jitter/delay	
19.1.9 Reading the COUNTER register	
19.2 Register Overview	
19.3 Register Details	109

20 Watchdog timer (WD	Т)	
	,	
20.1.1 Reload criteria		
20.1.2 Temporarily pau	using the watchdog	
20.1.3 Watchdog reset	t	
20.2 Register Overview		
20.3 Register Details		

21 Random Number Generator (RNG)	115
21.1 Functional description	
21.1.1 Digital error correction	
21.1.2 Speed	
21.2 Register Överview	
21.3 Register Details	

22 Temperature sensor	(ТЕМР) 117
22.2 Register Overview	
22.3 Register Details	

23 AES Electronic Codebook mode encryption (ECB)	
23.1 Functional description	
23.1.1 EasyDMA	
23.1.2 ECB Data Structure	
23.1.3 Shared resources	
23.2 Register Overview	119
23.3 Register Details	120

24 AES CCM Mode Encryption (CCM)	
24.1 Functional description	
24.1.1 Encryption	



24.1.2 Decryption	
24.1.3 AES CCM and RADIO concurrent operation	
24.1.4 Encrypting packets on-the-fly in radio transmit mode	
24.1.5 Decrypting packets on-the-fly in radio receive mode	123
24.1.6 CCM data structure	124
24.1.7 EasyDMA and ERROR event	125
24.1.8 Shared resources	
24.2 Register Overview	
24.3 Register Details	

25 Accelerated Address Resolver (AAR)	.128
25.1 Functional description	
25.1.1 Resolving a resolvable address	128
25.1.2 Use case example for chaining RADIO packet reception with resolvin	g
addresses with the AAR	128
25.1.3 IRK data structure	129
25.1.4 EasyDMA	129
25.1.5 Shared resources	129
25.1.6 Register Overview	129
25.1.7 Register Details	130

26 Serial Peripheral Interface (SPI) Master	
26.1 Functional description	
26.1.1 SPI master mode pin configuration	
26.1.2 Shared resources	
26.1.3 SPI master transaction sequence	
26.2 Register Overview	
26.3 Register Details	135

27 SPI Slave (SPIS)	
27.1 Pin configuration	
27.2 Shared resources	
27.3 EasyDMA	
27.4 SPI slave operation	
27.5 Register Overview	140
27.6 Register Details	140

28 I <sup>2</sup> C compatible Two Wire Interface (TWI)	
28.1 Functional description	
28.2 Master mode pin configuration	
28.3 Shared resources	
28.4 Master write sequence	
28.5 Master read sequence	
28.6 Master repeated start sequence	
28.7 Register Överview	147
28.8 Register Details	148

29	Universal Asynchronous Receiver/Transmitter (UART)	. 151
	29.1 Functional description	151
	29.2 Pin configuration	
	29.3 Shared resources	
	29.4 Transmission	152
	29.5 Reception	152



29.6 Suspending the UART	
29.7 Error conditions	
29.8 Using the UART without flow control	
29.9 Parity configuration	
29.10 Register Överview	
29.11 Register Details	

30 Quadrature Decoder (QDEC)	158
30.1 Functional description	
30.1.1 Pin configuration	158
30.1.2 Sampling and decoding	159
30.1.3 LED output	159
30.1.4 Debounce filters	
30.1.5 Accumulators	
30.1.6 Output/input pins	
30.2 Register Overview	
30.3 Register Details	161

31	Analog to Digital Converter (ADC)	
	31.1 Functional description	
	31.1.1 Set input voltage range	
	31.1.2 Using a voltage divider to lower voltage	
	31.1.3 Input impedance	
	31.1.4 Configuration	167
	31.1.5 Usage	167
	31.1.6 One-shot / continuous operation	
	31.1.7 Pin configuration	
	31.1.8 Shared resources	
	31.2 Register Overview	
	31.3 Register Details	

32 Low Power Comparator (LPCOMP)	
32.1 Functional description	
32.2 Pin configuration	
32.3 Shared resources	
32.4 Register Overview	
32.5 Register Details	172

33 Software Interrupts (SWI)	174
33.1 Functional description	
33.2 Register Overview	



# **1** Revision history

Date	Version	Description
September 2014	3.0b	Added content:
		Software Interrupts chapter
		Updated content:
November 2013	2.1	Power chapter     Updated content:
		<ul><li>Table 6 on page 19.</li><li>Figure 72 on page 181</li><li>Section31.4.5 on page 185</li></ul>



# 2 About this document

This reference manual is a functional description of all the modules and peripherals supported by the nRF51 series and subsequently, is a common document for all nRF51 System on Chip (SoC) devices.

**Note:** nRF51 SoC devices may not support all the modules and peripherals described in this document and some of their implemented modules may have a reduced feature set. Please refer to the individual nRF51 device product specification for details on the supported feature set, electrical and mechanical specifications, and application specific information.

# 2.1 Peripheral naming and abbreviations

Every peripheral has a unique name or an abbreviation constructed by a single word, e.g. TIMER. This name is indicated in parentheses in the peripheral chapter heading. This name will be used in CMSIS to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMER0. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

# 2.2 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three rows, which are shaded blue, describe the position and size of the different fields in the register. The following rows, beginning with the row shaded green, describes the fields in more detail.

# 2.2.1 Fields and values

The Id (Field Id) row specifies which bits that belong to the different fields in the register.

A blank space means that the field is reserved and that it is read as undefined and must be written as '0' to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column.

If a field has enumerated values, then every value will be identified with a unique value Id in the **Value Id** column. Single-bit bit-fields may however omit the "Value Id" when values can be substituted with a Boolean type enumerator range, for example, True, False; Disable, Enable, and On, Off, and so on.

The Value column can be populated in the following ways:

- Individual enumerated values, for example, 1, 3, 9.
- Range values, e.g. [0..4], that is, all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the value ID, value, and description may be omitted for all but the first field. Subsequent fields will indicate inheritance with "..".

When a row in a register table contains the word **Deprecated** it means this is an attribute applied to a feature to indicate that it should not be used for new designs.

### Table 1: Example register table

Bit number		31 30 2	9 28	3 27	26 2	25 2	4 23	3 22	2 21	L 20	) 19	18	3 17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1 0
Id																													A A
Reset		000	0	0	0 (	D O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id RW Field	Value Id	Value					D	esc	ript	ion																			
A RW WEN							Р	rog	ran	n m	em	ory	асс	ess	m	ode	. It i	s st	ror	ngly	red	com	nme	end	ed				
							t	0 01	nly	acti	vate	e er	rase	e an	d w	/rite	e mo	ode	s w	/he	n th	ney	are	act	ive	ly			
							u	sed	l																				



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id			AA
Reset		0 0 0 0 0 0	
Id RW Field	Value Id	Value	Description
	Ren	0	Read only access
	Wen	1	Write Enabled
	Een	2	Erase enabled



# **3 System overview**

# 3.1 Summary

The nRF51 series of System on Chip (SoC) devices embed a powerful yet low power ARM® Cortex<sup>™</sup>-M0 processor with our industry leading 2.4 GHz RF transceivers. In combination with the very flexible orthogonal power management system and a Programmable Peripheral Interconnect (PPI) event system, the nRF51 series enables you to make ultra-low power wireless solutions.

The nRF51 series offers pin compatible device options for *Bluetooth* low energy, proprietary 2.4 GHz, and ANT<sup>™</sup> solutions giving you the freedom to develop your wireless system using the technology that suits your application the best. Our unique memory and hardware resource protection system allows you to develop applications on devices with embedded protocol stacks running on the same processor without any need to link in the stack or strenuous testing to avoid application and stack from interfering with each other.

# 3.2 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.







# 3.3 System blocks

This section contains descriptions of the main blocks that make up the nRF51 series.

# 3.3.1 ARM<sup>®</sup> Cortex<sup>™</sup>-M0

A low power ARM® Cortex<sup>™</sup>-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® Cortex<sup>™</sup>-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® Cortex<sup>™</sup>-M0 CPU makes program execution simple and highly efficient.



The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 and ARM® Cortex-M4 based devices.

# 3.3.2 2.4 GHz radio

The nRF51 series ultra-low power 2.4 GHz GFSK RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 GHz to 2.4835 GHz. Configurable radio modulation modes and packet structure makes the transceiver interoperable with *Bluetooth* low energy (BLE), ANT<sup>™</sup>, Gazell, Enhanced Shockburst<sup>™</sup>, and a range of other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory. It is stored in clear text even when encryption is enabled, so packet data management is flexible and efficient.

# 3.3.3 Power management

The nRF51 series power management system is orthogonal and highly flexible with only simple ON or OFF modes governing a whole device. In System OFF mode, everything is powered down but sections of the RAM can be retained. The device state can be changed to System ON through reset or wake up from all GPIOs. When in System ON mode, all functional blocks are accessible with each functional block remaining in IDLE mode and only entering RUN mode when required.

# 3.3.4 PPI system

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events without use of the CPU. The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another. A task is connected to an event through a PPI channel.

# 3.3.5 Debugger support

The 2 pin Serial Wire Debug interface (provided as a part of the Debug Access Port, DAP) offers a flexible and powerful mechanism for non-intrusive program code debugging. This includes adding breakpoints in the code and performing single stepping.



# 4 CPU

A low power ARM® Cortex<sup>™</sup>-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® Cortex<sup>™</sup>-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® Cortex<sup>™</sup>-M0 CPU makes program execution simple and highly efficient.

The data alignment in nRF51 implementation is Little Endian.

The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 based devices.

For further information on the embedded ARM® Cortex<sup>™</sup>-M0 CPU, see ARM Cortex M0.



# 5 Memory

# 5.1 Functional description

All memory blocks and registers are placed in a common memory map.



### Figure 2: Memory map

# **5.1.1 Memory categories**

There are three main categories of memory:

- Code memory
- Random Access Memory (RAM)
- Peripheral registers (PER)

In addition, there is one information block (FICR) containing read only parameters describing configuration details of the device and another information block (UICR) that can be configured by the user.

# 5.1.2 Memory types

The various memory categories can have one of the following memory types:

- Volatile memory (VM)
- Non-volatile memory (NVM)

Volatile memory is a type of memory that will lose its contents when the chip loses power. This memory type can be read/written an unlimited number of times by the CPU.

Non-volatile memory is a type of memory that can retain stored information even when the chip loses power. This memory type can be read an unlimited number of times by the CPU, but have restrictions on the number of times it can be written and erased<sup>1</sup> and also on how it can be written. Writing to non-volatile memory is managed by the Non Volatile Memory Controller (NVMC).

<sup>&</sup>lt;sup>1</sup> See product specification for more information



# 5.1.3 Code memory

The code memory is normally used for storing the program executed by the CPU, but can also be used for storing data constants that are retained when the chip loses power.

The code memory is non-volatile.

# 5.1.4 Random Access Memory

All RAM is volatile and always loses its content when the chip loses power.

Whether the RAM content is lost in System OFF power saving mode is dependent on the settings in the RAMON register in the POWER peripheral.

The system includes the following RAM (Random Access Memory) regions:

Data RAM

The Data RAM region is located in the SRAM segment of the System Address Map. It is possible to execute code from this region.

The RAM interface is divided into multiple RAM AHB (AMBA High-performance Bus) slaves.

Each RAM AHB slave is connected to one 4 kbyte RAM section, see Section 0 in *Figure 3: RAM mapping* on page 16.

A RAM block is defined as two RAM sections as illustrated in Figure 3: RAM mapping on page 16.



### Figure 3: RAM mapping

See product specification for more information about how many blocks and RAM AHB slaves are implemented.

# **5.1.5 Peripheral registers**

The peripheral registers are registers used for interfacing to peripheral units such as timers, the radio, the ADC, and so on.

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) shall be configured prior to enabling the peripheral.



When switching from one peripheral to another sharing the same base address (see **Instantiation** below to find for which peripherals this is the case), one shall disable the other peripheral currently using the base address, configure the new settings, and then enable the new peripheral.

Note that tasks and events cannot be used prior to enabling the peripheral.

Some peripherals feature a POWER register. This register is not required to be used unless specifically required by a PAN (Product Anomaly Notice).

# **5.2 Instantiation**

#### Table 2: Instantiation table

ID	Base address	Peripheral	Instance	Description
0	0x4000000	CLOCK	CLOCK	Clock control
0	0x4000000	POWER	POWER	Power Control
0	0x4000000	MPU	MPU	Memory Protection Unit
1	0x40001000	RADIO	RADIO	2.4 GHz radio
2	0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter
3	0x40003000	SPI	SPIO	SPI master 0
3	0x40003000	TWI	TWI0	Two-wire interface master 0
4	0x40004000	SPI	SPI1	SPI master 1
4	0x40004000	SPIS	SPIS1	SPI slave 1
4	0x40004000	TWI	TWI1	Two-wire interface master 1
6	0x40006000	GPIOTE	GPIOTE	GPIO tasks and events
7	0x40007000	ADC	ADC	Analog to digital converter
8	0x40008000	TIMER	TIMER0	Timer 0
9	0x40009000	TIMER	TIMER1	Timer 1
10	0x4000A000	TIMER	TIMER2	Timer 2
11	0x4000B000	RTC	RTCO	Real time counter 0
12	0x4000C000	TEMP	TEMP	Temperature Sensor
13	0x4000D000	RNG	RNG	Random Number Generator
14	0x4000E000	ECB	ECB	AES ECB Mode Encryption
15	0x4000F000	AAR	AAR	Accelerated Address Resolver
15	0x4000F000	CCM	CCM	AES CCM Mode Encryption
16	0x40010000	WDT	WDT	Watchdog Timer
17	0x40011000	RTC	RTC1	Real time counter 1
18	0x40012000	QDEC	QDEC	Quadrature decoder
19	0x40013000	LPCOMP	LPCOMP	Low power comparator
20	0x40014000	SWI	SWI0	Software interrupt 0
21	0x40015000	SWI	SWI1	Software interrupt 1
22	0x40016000	SWI	SWI2	Software interrupt 2
23	0x40017000	SWI	SWI3	Software interrupt 3
24	0x40018000	SWI	SWI4	Software interrupt 4
25	0x40019000	SWI	SWI5	Software interrupt 5
30	0x4001E000	NVMC	NVMC	Non Volatile Memory Controller
31	0x4001F000	PPI	PPI	PPI controller
N/A	0x1000000	FICR	FICR	Factory Information Configuration
N/A	0x10001000	UICR	UICR	User Information Configuration
N/A	0x40024000	RTC	RTC2	Real time counter 2.
N/A	0x50000000	GPIO	GPIO	General purpose input and output



# 6 Non-Volatile Memory Controller (NVMC)

# 6.1 Functional description

The Non-volatile Memory Controller (NVMC) is used for writing and erasing Non-volatile Memory (NVM).

Before a write can be performed the NVM must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed the NVM must be enabled for erasing in CONFIG.EEN. The user must make sure that writing and erasing is not enabled at the same time, failing to do so may result in unpredictable behavior.

# 6.1.1 Writing to the NVM

When writing is enabled, the NVM is written by writing a word to a word aligned address in the CODE or UICR. The NVMC is only able to write bits in the NVM that are erased, that is, set to '1'.

The time it takes to write a word to the NVM is specified by  $t_{WRITE}$  in the product specification. The CPU is halted while the NVMC is writing to the NVM.

Only word aligned writes are allowed. Byte or half word aligned writes will result in a hard fault.

# 6.1.2 Writing to User Information Configuration Registers

UICR registers are written as ordinary non-volatile memory. After the UICR has been written, the new UICR configuration will only take effect after a reset.

# 6.1.3 Erase all

When erase is enabled, the whole CODE and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the Factory Information Configuration Registers (FICR).

The time it takes to perform an ERASEALL command is specified by  $t_{\text{ERASEALL}}$  in the product specification. The CPU is halted while the NVMC performs the erase operation.

# 6.1.4 Erasing a page in code region 1

When erase is enabled, the NVM can be erased page by page using the ERASEPAGE register or the ERASEPCR1 register. After erasing a NVM page all bits in the page are set to '1'. The time it takes to erase a page is specified by  $t_{PAGEERASE}$  in the product specification. The CPU is halted while the NVMC performs the erase operation. See *UICR* chapter for more information.

# 6.1.5 Erasing a page in code region 0

ERASEPCR0 is used to erase a page in code region 0. The ERASEPCR0 register can only be accessed from a program running in code region 0.

To enable non-volatile storage for program running in code region 0, it is possible for this program to erase and re-write any code page it designates for this purpose within code region 0. The ERASEPCR0 can be used for this purpose. The ERASEPCR0 register has a restriction on its use, enforced by the MPU, where only code running from code region 0 can write to it. It is possible for a program running from code region 0 to erase a page in code region 1 using ERASEPCR1.

The time it takes to erase a page is specified by t<sub>PAGEERASE</sub> in the product specification.

# 6.2 Register Overview

**Table 3: Instances** 

Base address	Peripheral	Instance	Description
0x4001E000	NVMC	NVMC	Non Volatile Memory Controller



### **Table 4: Register Overview**

Register	Offset	Description	
Registers			
READY	0x400	Ready flag	
CONFIG	0x504	Configuration register	
ERASEPAGE	0x508	Register for erasing a page in Code area	
ERASEPCR1	0x508	Register for erasing a page in Code region 1. Equivalent to ERASEPAGE.	
ERASEALL	0x50C	Register for erasing all non-volatile user memory	
ERASEPCRO	0x510	Register for erasing a page in Code region 0	
ERASEUICR	0x514	Register for erasing User Information Configuration Registers	

# 6.3 Register Details

### Table 5: READY

Bit	numb	er		31 30 2	9 28	27	26 2	25 2	24 2	23 2	2 2	12	01	91	8 1	71	6 1!	51	4 13	3 12	2 11	L 10	) 9	8	7	6	5	4	3	2	10
Id																															Α
Res	et			0 0 0	0	0	0 (	0 0	0 0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	) (	0 (
Id	RW	Field	Value Id	Value						Des	crip	tio	۱																		
А	R	READY								NVI	МC	is r	ead	y o	r bu	sy															
			Busy	0						NVI	МC	is b	usy	(0)	n-go	ing	wr	ite	or e	eras	e oj	per	atio	n)							
			Ready	1						NVI	МC	is r	ead	y																	

# Table 6: CONFIG

Bit I Id	numbe	er		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A
Res	et			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
A	RW	WEN			Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used.
			Ren	0	Read only access
			Wen	1	Write Enabled
			Een	2	Erase enabled

# Table 7: ERASEPAGE

Bit Id Res	numb et	er		31 A 0	A	÷.,	A A	_	Α	Α	Α	Α	Α		Α	Α	Α	A	4 <i>4</i>	A A	A	1 10 A 0	A	A	Α	A	5 A 0	4 A 0	3 A 0	2 A 0	1 A 0	0 A 0
Id	RW	Field	Value Id	Va	lue					De	escr	ipti	on																			
A	RW	ERASEPAGE								TI of by sp de th	he v f fir y CC peci evic ne c	valu st w DNF fica ce yo ode	e is /oro IG. tio ou ar	s the d in EEN n fo are	e ad pag l be r in usii nay	ldre ge). for for ng. v res	ess t Not e th mat Atte sult	o th te th e pa ion emp in u	ie pa nat o age o abo ts to	age code can out t o er	to k e er be he t ase	ode oe er ase l eras total page beh	rase nas ed. co es t	ed. ( to l See de s that	Ad be e pr size are	enal odu of t e ou	bleo ict the itsic	b				

### Table 8: ERASEPCR1

Bit	numb	er		31	30	) 29	28	27	7 26	5 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue	2						De	escr	ipti	on																				
А	RW	ERASEPCR1										R	egi	ster	for	r era	asir	ig a	pag	ge i	ו Co	ode	re	gior	n 1.	Eq	uiva	aler	nt to	D					
												Ε	RAS	EPA	٩GE																				

# Table 9: ERASEALL

Bit	numb	er		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					A
Res	et			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
A	RW	ERASEALL	NoOperation	0	Erase all non-volatile memory including UICR registers. Note that code erase has to be enabled by CONFIG.EEN before the UICR can be erased. No operation
			Erase	0	Start chip erase



### Table 10: ERASEPCR0

Bit r Id Rese	iumbe et	r		31 A 0	30 A 0	29 A 0	28 A 0	27 A 0	262 AA	52 A	42 A 0	32 A 0	2 2: A 0	1 2 A 0	0 19 A 0	9 18 A 0	3 17 A 0	16 A 0	15 A 0	14 A 0	13 A 0	12 A	111 A A 0 0	09 A 0	8 A 0	5 7 A 0	6 A 0	5 A 0	4 A 0	3 A 0	2 A 0	1 A 0	0 A 0
Id	RW	Field	Value Id	Va	lue						D	)esc	ript	ion	۱ I																		
A	RW	ERASEPCRO									T C C F F F F F T T T T T	The of fi D ar prog gen in R the has info usin may	valu rst v e al gran erat AM Seri to b rma	ue i wor low n ru or ial V be s atio sult	is th rd ir ved. unni if th Cod Wire set t matemp	ie a Thi ing ne r le n e De to e bou ts t	ddre ige). is re egis nem ebug nabl t the	ess Or gist ode ter ory g (S le e e tc ase	to t nly p ter o is a reg WD rase otal	ihe bage can emo itter gion ) wi e. So cod ges	page e ad only mpt 1. V ill ha ill ha le si that	e to dre: y be regi ed a Writ ave prod ze o t are	Code be e sses acce on 0. acces ting t no e uct s of the e out	in C esse A l sec co E ffec spec e de	ed ( code ed finarco I fro RAS tt. C cific vice th	(add e reg rom d fau om a SEPC CON atio e yo e co	gior a ult v a pr CRO FIG. on fo u a ode	will I ogra fror EEN or re are:	am m J				

### Table 11: ERASEUICR

Bit ı Id	umbe	r		31	30	29	28	27	26	25	5 24	23	22	21	20	19	9 1	81	71	61	.5 1	14 1	3 1	12 :	11 1	0	9	8	7	6	5	4	3	2 1	1 ( 4	0
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	) (	(	) (	0 0	0	) (	) (	) (	) (	) (	) (	) (	0	) 0	)
Id	RW	Field	Value Id	Va	lue							De	scri	ipti	on																					
A	RW	ERASEUICR										Re CO	egis DNF	ter: IG.	s. N EEM	lot N b	e tł	nat	сос	de e	era	se h	as	to l	mat be e aseo	nal				itioi	n					
			NoOperation	0								N	o op	per	atic	on																				
			Erase	1								St	art	era	ise	of	UIC	R																		



# 7 Factory Information Configuration Registers (FICR)

# 7.1 Functional description

Factory Information Configuration Registers are pre-programmed in factory and cannot be erased by the user. These registers contain chip specific information and configuration.

# 7.2 Override parameters

Factory Information Configuration Registers contain override parameters set during device calibration in production, which need to replace default settings in the RADIO. Override parameters and the RADIO mode they are used for varies between nRF51 devices. Read the OVERRIDDEN register to determine if the FICR contains override parameters for the radio mode you are going to use. If the FICR contains override parameters, they must be copied to the radio OVERRIDE registers before enabling the radio in that mode.

# 7.3 Register Overview

# Table 12: Instances

ase address	Peripheral	Instance	Description	
x1000000	FICR	FICR	Factory Information Configuration Registers	
able 13: Reg	gister Overviev	v		
egister	Offset	Description		
egisters	Unset	Description		
ODEPAGESIZE	0x010	Code memory page size		
ODESIZE	0x014	Code memory size		
LENRO	0x028	Length of Code region 0 i	n hvtes	Deprecated
PFC	0x02C	Pre-programmed factory		Deprecated
UMRAMBLOCK	0x034	Number of individually co	•	Deprecutet
IZERAMBLOCKS	0x038	RAM block size, in bytes		
IZERAMBLOCK[0]	0x038	Size of RAM block 0, in by	rtes	Deprecated
IZERAMBLOCK[1]	0x03C	Size of RAM block 1, in by		Deprecated
IZERAMBLOCK[2]	0x040	Size of RAM block 2, in by		Deprecated
IZERAMBLOCK[3]	0x044	Size of RAM block 3, in by		Deprecated
ONFIGID	0x05C	Configuration identifier		Deprecutet
EVICEID[0]	0x060	Device identifier		
EVICEID[1]	0x064	Device identifier		
R[0]	0x080	Encryption Root, word 0		
R[1]	0x084	Encryption Root, word 1		
R[2]	0x088	Encryption Root, word 2		
R[3]	0x08C	Encryption Root, word 2 Encryption Root, word 3		
R[0]	0x090	Identity Root, word 0		
R[1]	0x094	Identity Root, word 0		
R[2]	0x094 0x098	Identity Root, word 1		
R[3]	0x098 0x09C	Identity Root, word 2		
EVICEADDRTYPE	0x03C	Device address type		
EVICEADDR[0]	0x0A0	Device address 0		
EVICEADDR[0]	0x0A4 0x0A8	Device address 0		
VERRIDEEN	0x0A8 0x0AC	Override enable		
	0x0AC 0x0B0	Override value for NRF 1	MPIT modo	
IRF_1MBIT[0] IRF 1MBIT[1]	0x0B0	Override value for NRF 1		
		_		
IRF_1MBIT[2]	0x0B8	Override value for NRF_1		
RF_1MBIT[3]	0x0BC	Override value for NRF_1		
RF_1MBIT[4]	0x0C0	Override value for NRF_1		
LE_1MBIT[0]	0x0EC	Override value for BLE_1		
LE_1MBIT[1]	0x0F0	Override value for BLE_1		
LE_1MBIT[2]	0x0F4	Override value for BLE_1		
LE_1MBIT[3] LE_1MBIT[4]	0x0F8 0x0FC	Override value for BLE_1 Override value for BLE_1		



# 7.4 Register Details

### Table 14: CODEPAGESIZE

Bit	numb	er		31	30	29	28	27	26	5 <b>2</b> !	52	24 2	23 2	22	21	20	19	18	3 17	16	5 1!	5 14	113	3 12	2 1:	1 1	) 9	8 (	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	A	۹ <i>4</i>	۱.	4	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			1	1	1	1	1	1	1	1	L 1	. :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Val	ue								)es	cri	pti	on																				
А	R	CODEPAGESIZE											Co	de	me	ma	ory	pag	ge s	ize																

## Table 15: CODESIZE

Bit	umb	er		31 30 29 28 2	27 26 2	5 24	23 2	2 21	20 1	9 1	8 17	16	15	14	13 1	12 1	11	09	8 (	7	6	5	4	3	2	1	0
Id		-		AAAA																							
Res	et			1 1 1 1 1	1 1 1	1	1 1	1	1 1	1	1	1	1	1	1 1	L 1	L 1	1	1	1	1	1	1	1	1	1	Ĺ
Id	RW	Field	Value Id	Value			Desc	ripti	on																		
А	R	CODESIZE					Cod	e me	emor	/ siz	e in	nur	nbe	r of	pag	es											
							Tota	l co	de sp	ace	is: C	COD	EPA	GES	SIZE	* C	ODE	SIZI	E								

# Table 16: CLENR0

Bit i Id Res	numbo et	er					262 AA																							-
Id	RW	Field	Value Id	Va	alue			D	esc	crip	ptic	on																		
A	R	CLENRO		[0	N]				Len of " use chip 1 )). Valu	igth Co d v p, s . Th ue	n of de vhe see his afte	f co pa en p PP reg er i	ode ge : pre FC. giste	re size -pr N er o ss e	e" b ogr (ma can	n 0 yte am ix v onl	in b s C me alu ly b	oyte OD ed fa e) i oe w	es. 1 EPA acto s (C vritt	GE Ory OD COD	SIZI Coc EP# if c	ue n E. Th le is AGES onte FFFF	nis r pre SIZE ent	regi eser E * ( is 0	stei nt o CO xFF	r is n tl DE FFF	only he SIZE FFF	<b>У</b> Е -		

#### Table 17: PPFC

Bit	nui	mbe	r		31 30 2	29 28	8 27	7 26	25	24	23 2	2 2	1 20	) 19	9 18	17	16	15	14	13 1	21	1 1(	) 9	8	7	6	5	4	3	2	1 0
Id																									Α	Α	Α	Α	A /	<b>۱</b>	A A
Res	et				1 1 1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	11	1	1	1	1	1	1	1	1	1 1	L 1	L 1
Id	R	RM	Field	Value Id	Value						Des	ript	tion																		
А	R	1	PPFC								Pre	pro	gra	mm	ed	fact	ory	Cod	de p	rese	nt o	or n	ot								
				NotPresent	0xFF						Not	pre	sen	t																	
				Present	0x00						Pre	sent																			

# Table 18: NUMRAMBLOCK

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				
Res	et			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW	Field	Value Id	Value Description
А	R	NUMRAMBLOCK		Number of individually controllable RAM blocks

## Table 19: SIZERAMBLOCKS

Bit	numb	er		31 30 29 28 27	26 25 24	4 23 22 2	21 20 1	19 18	17 16	5 15 1	4 13	12 1	1 10	9	8	7	65	4	3	2	1 0
Id				<b>A A A A A</b>	ΑΑΑ	AAA	A A A	A A	A A	AA	Α	A A	A	Α	A	A A	AA	Α	Α	A	A A
Res	et			1 1 1 1 1	1 1 1	1 1 1	11:	11	1 1	1 1	1	1 1	. 1	1	1 :	1 1	1	1	1	1 :	11
Id	RW	Field	Value Id	Value		Descrip	otion														
А	R	SIZERAMBLOCKS				RAM b	lock si	ze, in	bytes												

# Table 20: SIZERAMBLOCK[n]

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A A A A A A A A A A A A A A A A A	<b>A A A A A A A A A A A A</b> A A A A A A A
Res	et			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
Id	RW	Field	Value Id	Value Description	
А	R	SIZERAMBLOCK		Size of RAM block n, in bytes	s

#### Table 21: CONFIGID

Bit r	numb	er		31 3	0 2	9 28	3 27	26	25	24	23	22	21	20 :	19 :	18 1	<b>7</b> 1	6 1	51	41	31	21	1 1(	) 9	8	7	6	5	4	3	2	1	0
Id				ΒВ	В	В	В	В	В	В	В	В	В	BI	ΒI	3 B	3 E	3 A	. 4	A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	et			1 1	1	1	1	1	1	1	1	1	1	1 :	1 :	ι 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Valu	е						De	scri	ptic	n																			
А	R	HWID									Id	enti	fica	tior	า ทเ	mb	er f	or t	he	нw													



Rit I	umb	or		31	30	1 29	28	27	26	25	24	23	22 3	<b>71</b> ·	20 ·	19	18 1	17 '	16	15	14	12	12	11	10	٩	8	7	6	5	Δ	3	2	1	0
Id	iumb												BI																						-
Res	et			1	1	1	1	1	1	1	1	1	1 :	ι :	1 :	1	1 1	1 1	1	1 :	L	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	alue	2						De	scrip	otio	n																				
В	R	FWID										lde ch	entif ip	ica	tior	า ทเ	ımb	er	for	the	FV	V tł	at	is p	re-	loa	dec	t int	o tl	ne		Dej	ore	cat	ed

# Table 22: DEVICEID[n]

Bit	num	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RV	/ Field	Value Id	Val	lue							De	scri	ptic	on																				
А	R	DEVICEI	l i i i i i i i i i i i i i i i i i i i									64	bit	un	iqu	e de	evic	e io	den	tifie	er														
												DE	VIC	EID	[0]	cor	ntai	ns f	the	lea	st s	sign	ific	ant	t bit	ts o	f th	e d	evio	ce					
												ide	enti	fier	. DI	EVI	CEI	<b>D[1</b> ]	l co	nta	ins	the	e m	ost	: sig	nifi	icar	nt bi	its d	of th	ne				
																		• •	•							·									

device identifier.

### Table 23: ER[n]

Bit	numb	er		<b>31 30</b>	29	28	27	26	25	24	23 2	22 2	21 2	20 1	9 1	8 1	7 1(	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id				A A	Α	Α	Α	Α	Α	Α.	A	A /	4 <i>4</i>	۹ <i>4</i>	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	۰ ۱	A A
Res	et			1	1	1	1	1	1	1	1 :	1 1	L 1	L 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	L 1	11
Id	RW	Field	Value Id	/alue	2						Des	crip	otio	n																		
А	R	ER									End	cryp	otio	n Ro	oot,	wo	rd r	1														

# Table 24: IR[n]

Bit	umb	er		31	30	29	28	27	26	5 25	5 24	1 23	22	2 2:	L 2	0 1	91	81	71	6 :	15 :	14	13	12	11	. 10	) 9	8	7	6	5	4	3	2	1	0
Id				Α.	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	A	A		4	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			1 :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	. 1	L :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Val	ue							D	esc	ript	ior	1																				
А	R	IR										l	len	tity	Ro	oot,	wo	ord	n																	

## Table 25: DEVICEADDRTYPE

Bit	านm	be	r		31 3	IO 2	29 2	8 2	7 2	26 2	25 2	24	23 :	22 2	21	20	19	18	17	16	1	51	41	31	.2 :	11 1	0	9	8	7	6	5	4	3	2	1	0
Id																																					Α
Res	et				1 1	. 1	ι 1	. 1	. 1	L 1	1 1	1	1	1 :	1	1	1	1	1	1	1	1	1	_ 1	. 1	L 1	1	L	1	1	1	1	1	1	1	1	1
Id	RW	V	Field	Value Id	Valu	ie							Des	crip	otic	on																					
А	R		DEVICEADDRTYPE										De	vice	e ao	ddr	ess	ty	ре																		
				Public	0								Pu	olic	ad	dre	ss																				
				Random	1								Ra	ndo	m	ado	lre	SS																			

# Table 26: DEVICEADDR[n]

Bit Id Res	numb et	er		Α	Α	Α	A	A	. 4	4 <i>4</i>	<b>\</b>	A /	4	Α	Α	Α	Α	Α	. 4	<b>\</b>	۰ ۱	A	Α	Α	Α	A	A	A	AA		A	A	Α	Α	Α	Α	L 0 A 1
Id A	RW R	Field DEVICEADDR	Value Id	V	alue	e							48 DE ade	bit VIC dre the	CEA ess.	evic DD DE	ce a DR[( EVIC	0] ( CE/	con ADI	tai DR[	1] (	con	ntai	ins	the	e m	nost	t sig	gnif	of t icar ADD	nt b	its					

# Table 27: OVERRIDEEN

Indicates whe	ather or not a particu	I ar RADIO MODE cotti	ng must ha overridden	via the OVERRIDER	registers in the RADIO.
	בנווכו טו ווטנ מ particu	nai madio mode setti	ig must be overmuden		registers in the NADIO.

D A 1 1 1 1 1
1 1 1 1 1

# Table 28: NRF\_1MBIT[n]

Bit n	umbe	er		31 30 29 28 2	7 26 25 24	23 22 21	20 19	9 18 1	7 16	15 1	14 13	3 12	11 1	10 9	8 (	7	6	5	4	32	2 1	0
Id				<b>A A A A A</b>	AAA	AAA	A A	AA	A	A A	A A	Α	A A	A A	A	Α	Α	Α	A	A A	Α	Α
Rese	t			1 1 1 1 1	1 1 1	1 1 1	1 1	1 1	1	1 1	ι 1	1	1 1	1	1	1	1	1	1 :	ι 1	1	1
Id	RW	Field	Value Id	Value		Descripti	on															
А	R	OVERRIDE				Override	e value	s for :	1Mb	it pro	prie	tary	mod	le								



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value Description
		Value to be written to RADIO.OVERRIDE[n] register if
		OVERRIDEEN is set. If override values are enabled for more
		than one mode the RADIO.OVERRIDE[n] registers has to be
		updated every time RADIO.MODE is changed.

# Table 29: BLE\_1MBIT[n]

Bit	numb	er		31	30	29	28	27	26 2	25 2	24 2	23 2	22 2	1 2	0 1	9 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Id				Α	Α	Α	Α	Α	A A	۰ ۱	A A	۱.	A A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A /
Res	et			1	1	1	1	1	1 1	L 1	1 1	1 :	11	. 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :
Id	RW	Field	Value Id	Va	lue							Des	crip	tio	n																		
А	R	OVERRIDE										Ov	errio	de v	alue	e fo	r 1 I	Mbi	t BL	Em	nod	е											
												Val	ue t	o b	e wi	ritte	en to	o RA	DIC	0.0	VEF	RIE	DE[r	n] re	egis	ster	if						
												οv	FRR	IDF	FN i	s se	t If		rrio	de v	/alu	es :	are	ena	ahle	h he	or n	nor	P				

OVERRIDEEN is set. If override values are enabled for more than one mode the RADIO.OVERRIDE[n] registers has to be updated every time RADIO.MODE is changed.



# 8 User Information Configuration Registers (UICR)

# 8.1 Functional description

The User Information Configuration Registers (UICRs) are NVM registers for configuring user specific settings.

Code readback protection of the whole code area, or a part of the code area can be configured and enabled in the UICR. The UICR can only be erased by using ERASEALL.

The code area can be divided into two regions, code region 0 (CR0) and code region 1 (CR1). Code region 0 starts at address 0x0000000 and stretches into the code area as specified in the CLENR0 register. The area above CLENR0 will then be defined as code region 1. If CLENR0 is not configured, that is, has the value 0xFFFFFFF, the whole code area will be defined as code region 1 (CR1).

Code running from code region 1 will not be able to write to code region 0. Additionally, the content of code region 0 cannot be read from code running in code region 1 or through the SWD interface if code region 0 is readback protected, see PR0 in RBPCONF.

The main readback protection mechanism that will protect the whole code, that is, both code region 0 and code region 1, is also configured through the UICR.

The PAGEERASE command in NVMC will only work for code region 1. See *NVMC* chapter for information on how to erase and program the code area and the *UICR*.

# 8.2 Register Overview

### **Table 30: Instances**

Base address	Peripheral	Instance	Description
0x10001000	UICR	UICR	User Information Configuration Registers
Table 31: Reg	ister Overview	v	
		•	
Register	Offset	Description	
Registers	Unset	Description	
CLENRO	0x000	Length of code region 0	
RBPCONF	0x000	Read back protection co	
XTALFREQ	0x008		EQ in CLOCK, see CLOCK chapter
FWID	0x010	Firmware ID	
BOOTLOADERADDR	0x010	Bootloader address	
NRFFW[1]	0x014 0x018	Reserved for Nordic firr	mware design
NRFFW[2]	0x010	Reserved for Nordic firr	8
NRFFW[3]	0x020	Reserved for Nordic firr	0
NRFFW[4]	0x020	Reserved for Nordic firr	8
NRFFW[5]	0x024	Reserved for Nordic firr	0
VRFFW[6]	0x020	Reserved for Nordic firr	
NRFFW[7]	0x030	Reserved for Nordic firr	0
NRFFW[8]	0x030	Reserved for Nordic firr	
NRFFW[9]	0x038	Reserved for Nordic firr	
NRFFW[10]	0x03C	Reserved for Nordic firr	0
NRFFW[11]	0x040	Reserved for Nordic firr	8
NRFFW[12]	0x040	Reserved for Nordic firr	8
NRFFW[13]	0x044	Reserved for Nordic firr	8
NRFFW[14]	0x04C	Reserved for Nordic firr	8
NRFHW[0]	0x050	Reserved for Nordic ha	0
NRFHW[1]	0x050	Reserved for Nordic ha	
NRFHW[2]	0x058	Reserved for Nordic ha	5
NRFHW[3]	0x05C	Reserved for Nordic ha	
NRFHW[4]	0x060	Reserved for Nordic ha	
NRFHW[5]	0x064	Reserved for Nordic ha	5
NRFHW[6]	0x068	Reserved for Nordic ha	0
NRFHW[7]	0x06C	Reserved for Nordic ha	0
NRFHW[8]	0x070	Reserved for Nordic ha	0
NRFHW[9]	0x074	Reserved for Nordic ha	0
NRFHW[10]	0x074	Reserved for Nordic ha	5
NRFHW[11]	0x070	Reserved for Nordic ha	
CUSTOMER[0]	0x080	Reserved for customer	
COSTONENIO	0,000	Reserved for customer	



Register	Offset	Description
CUSTOMER[1]	0x084	Reserved for customer
CUSTOMER[2]	0x088	Reserved for customer
CUSTOMER[3]	0x08C	Reserved for customer
CUSTOMER[4]	0x090	Reserved for customer
CUSTOMER[5]	0x094	Reserved for customer
CUSTOMER[6]	0x098	Reserved for customer
CUSTOMER[7]	0x09C	Reserved for customer
CUSTOMER[8]	0x0A0	Reserved for customer
CUSTOMER[9]	0x0A4	Reserved for customer
CUSTOMER[10]	0x0A8	Reserved for customer
CUSTOMER[11]	0x0AC	Reserved for customer
CUSTOMER[12]	0x0B0	Reserved for customer
CUSTOMER[13]	0x0B4	Reserved for customer
CUSTOMER[14]	0x0B8	Reserved for customer
CUSTOMER[15]	0x0BC	Reserved for customer
CUSTOMER[16]	0x0C0	Reserved for customer
CUSTOMER[17]	0x0C4	Reserved for customer
CUSTOMER[18]	0x0C8	Reserved for customer
CUSTOMER[19]	0x0CC	Reserved for customer
CUSTOMER[20]	0x0D0	Reserved for customer
CUSTOMER[21]	0x0D4	Reserved for customer
CUSTOMER[22]	0x0D8	Reserved for customer
CUSTOMER[23]	0x0DC	Reserved for customer
CUSTOMER[24]	0x0E0	Reserved for customer
CUSTOMER[25]	0x0E4	Reserved for customer
CUSTOMER[26]	0x0E8	Reserved for customer
CUSTOMER[27]	0x0EC	Reserved for customer
CUSTOMER[28]	0x0F0	Reserved for customer
CUSTOMER[29]	0x0F4	Reserved for customer
CUSTOMER[30]	0x0F8	Reserved for customer
CUSTOMER[31]	0x0FC	Reserved for customer

# 8.3 Register Details

# Table 32: CLENR0

Bit num Id	ber																					12 : A /											-
Reset			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	ι 1	1	1	1	1	1	1	1	1	1	1
Id RV	V Field	Value Id	V	alue							De	scri	ipti	on																			
A RV	V CLENRO										Le of (C	engt f "Co COD	th o ode EP/	of co e pa AGE	age ESIZ	re size E *	gior e" b ( C	n 0 i yte ODI	s CO ESIZ	, DDE (E - 1	PAC 1 )).	ne va GESI This	ZE. I s reį	N (n giste	nax er ca	valu an o	ie) i nly	s be					

is 0xFFFFFFF, this value is interpreted as 0.

#### Table 33: RBPCONF

Id Res				1	30 2 1 1	29 L	28 2 1 1	272 11	6 25 1	5 24 1	1	1	1 :	1 :	19 : 1 :	18 1 1 1	171		5 14 B 1				10 B 1							2 A 1	_	0 A 1
Id	RW	Field	Value Id	Va	alue						De	scri	ptio	n																		
A	RW	PRO	Disabled Enabled		:FF :00						co W th Di	de ill b	regi ie ig nip. le	on (	0.								oack ry Co					on				
В	RW	PALL	Disabled Enabled		:FF :00						de Di	ote vic sab iabl	e. le	II. E	inab	le c	or di	sab	le re	ead-	-bac	k p	rote	ctio	on o	f all	coc	le ir	1			

### Table 34: XTALFREQ

Bit	numb	er		31 30	29 2	28 2	7 26	25	24	23 2	22 2	12	0 1	9 18	3 17	' 16	15	14	13	12	11	10	9	8 7	76	55	4	3	2	1	0
Id																								Α	A	A	Α	Α	Α	Α	Α
Res	et			1 1	1 1	L 1	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1	1 :	11	L 1	ι 1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Value						Des	cript	tior	۱																		
А	RW	XTALFREQ								Res	et v	alu	e fo	r XT	ALF	REC	ן in	CLC	ОСК	, se	e C	LOC	Kc	hap	ter						
			16MHz	0xFF						16	MHz	cry	ysta	l is	use	d															
			32MHz	0x00						32	MHz	z cry	ysta	l is	use	d															



#### Table 35: FWID

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16	6 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Id			<b>A A A A A</b>	<b>A A A A A A A A A</b>
Reset	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
Id RW Field Value Id	Value	Description		
A RW FWID		Firmware ID		

#### Table 36: BOOTLOADERADDR

Bit	numb	er		31	30	) 29	9 28	3 27	26	25	24	23	22	21	20	19	18 :	17 :	16 :	15 1	14 1	L3 1	2 1	111	0 9	9 8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	Α.	Α.	A	A	A /	A /	<b>۱</b>	4 <i>4</i>	<b>۱</b>	A A	A	A	Α	Α	Α	Α	Α	Α	Α	A
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 :	1 :	1 1	L 1	L 1	L 1	L 1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	alue	3						Des	cri	ptic	on																			
А	RW	BOOTLOADERADDR										Во	otlo	bad	er a	ndd	ress	;																

# Table 37: NRFFW[n]

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		ΑΑ
Reset	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1
Id RW Field Value Id	Value Description	
A RW NRFFW	Reserved for Nordic firmware design	

# Table 38: NRFHW[n]

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2 1:	L 10	) 9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	lue							De	scr	ipti	on																				
А	RW	NRFHW										Re	esei	vec	d fo	r N	ord	ic h	ard	wa	re	des	ign												

# Table 39: CUSTOMER[n]

Bit	number	•		31	30	) 29	28	27	26	25	24	23 2	22 2	21 2	20 1	.9 1	8 1	71	61	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
Id				Α	Α	Α	Α	Α	Α	Α	A	A /	A /	A /	A A	A	A	A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	A	A /	A A	۱ ۱	A A
Res	et			1	1	1	1	1	1	1	1	ι:	1 1	L 1	ι 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	11	L 1	11
Id	RW	Field	Value Id	Va	alue	•						Des	crip	otio	n																		
А	RW	CUSTOMER										Res	serv	ed	for	cus	tom	er															



# 9 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) can protect the entire memory against readback and also protect parts of the memory area from accidental access by the CPU.



# Figure 4: Block diagram

# 9.1 Functional description

Protect all (PALL) is configured by writing '0' to UICR.RBPCONF.PALL. When protect all is enabled, the debugger (SWD) will no longer have access to code region 0, code region 1, RAM or any peripherals except for the following:

- The NVMC peripheral.
- The RESET register in the POWER peripheral.
- The DISABLEINDEBUG register in the MPU peripheral.

Code memory, RAM, and peripherals can be divided into two regions: region 0 and region 1. Code memory regions are configured in the CLENR0 register in the User Information Configuration Register (UICR), see the *memory isolation* and *peripheral runtime protection* sections in the appendix. When memory protection is enabled, these regions will be used by the Memory Protection Unit to enforce runtime protection and readback protection of resources classified as region 0.

Independent of protection settings, code region R0 (CR0) will always have full access to the system. The NVMC.ERASEPCR0 register, which is used to erase content from code region 0, can only be accessed from a program in code region 0.

Only the CPU can do fetches from code memory, and these will always be granted.

Except when generated by the SWD interface, accesses that are not granted by the MPU will result in a hardfault.

Readback protection of code region 0 is enabled by writing '0' to UICR.RBPCONF.PR0. When enabled, only code running from code region 0 will be able to access the code in code region 0. Accesses generated by code running from code region 1 or from RAM, as well as accesses generated by the debugger (SWD), will not be granted when code region 0 is protected.

Independent of readback protection configuration of code region 0 the vector table, which is located between addresses 0x00000000 and 0x00000080, will not be protected by UICR.RBPCONF.PR0.

The main role for the two region memory protection system is to allow run time protection for SoftDevices installed on the IC.

# 9.1.1 Inputs

The MPU has three classes of inputs. These are:

- Configuration
  - Readback protection configuration from UICR and FICR.



- Information about requester
  - Source of memory access request (SWD or CPU program).
  - If the request source is a CPU program; region from which the program is running (region 0 or region 1).
  - Types of access request (read or write).
- Target information
  - Memory category requested access to (code, RAM, or PER).
  - Memory region requested access to (region 0 or region 1).

# 9.1.2 Output

The MPU outputs the level of memory access that shall be given to a memory access request. The access levels the MPU can give are as follows:

- Full access (FA)
  - Full read write access to the requested memory.
- Limited access (LA)
  - Full read access.
  - No write access. Write will generate hard fault exception.
- No access 0 (NA0)
  - No read or write access.
  - Read will return 0.
  - Write will have no effect.
- No access 1 (NA1)
  - No read or write access.
  - Read or write will generate hard fault exception.

# 9.1.3 Output decision table

The output MPU access level based on the MPU inputs is given in the table below.

The given access level is dependent on settings in the Information Configuration Registers (ICRs). See the *UICR* and *FICR* chapters for more details.

### Table 40: MPU output decision table based on the MPU inputs and the ICR configuration

			Request ta	rget				
Request source	UICR.RBPCONF.PALL	UICR.RBPCONF.PRO or	Code R0	Code R1	RAM RO	RAM R1	PER RO	PER R1
	(Readback protect entire	code FICR.PPFC (Readback						
	memory)	protect code region 0)						
SWD	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA0	FA	FA	FA	FA	FA
	0x00	х	NA0	NA0	NA0	NA0	NA0	NA0
Code R0	х	х	FA	FA	FA	FA	FA	FA
Code R1	х	0xFF	LA	FA	LA	FA	LA	FA
	х	0x00	NA1	FA	LA	FA	LA	FA
RAM R0/R1	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA1	FA	FA	FA	FA	FA
	0x00	х	NA1	NA1	FA	FA	FA	FA

Key:

- X: Don't care
- LA: limited access
- NA0: no access 0
- NA1: no access 1
- FA: full access



# 9.1.4 Exceptions from table

There are some exceptions from *Table 40: MPU output decision table based on the MPU inputs and the ICR configuration* on page 29. These exceptions are:

- The NVMC.ERASEALL and NVMC.ERASEUICR registers have conditional write access depending on the readback protection settings in the Information Configuration registers. These exceptions are described in the NVMC chapter.
- The NVMC.ERASEPCR0 register can only be accessed from a program in code region 0.
- The UICR.CLENR0 and the FICR. CLENR0 registers can only be modified when the register value equals the default value (0xFF). This is to avoid that the memory region limits are modified to bypass readback protection.

# 9.1.5 NVM protection blocks

The protection mechanism for NVM can be used to prevent erroneous application code from erasing or writing to protected blocks. Non-volatile memory can be protected from erases/writes depending on settings in the PROTENSET registers. One bit in a PROTENSET register represents one protected block. There are two PROTENSET registers of 32 bits which means there are 64 protectable blocks in total.

**Note:** If an erase or write to a protected block is detected, the CPU will hard fault. If an ERASEALL operation is attempted from the CPU while any block is protected it will be blocked and the CPU will hard fault.

On reset, all the protection bits are cleared. To ensure safe operation, the first task after reset must be to set the protection bits. The only way of clearing protection bits is by resetting the device from any reset source.

The protection mechanism is turned off when in debug mode (a debugger is connected) and the DISABLEINDEBUG register is set to disable.



Program Memory

### Figure 5: Protected regions of program memory



# 9.2 Register Overview

#### **Table 41: Instances**

Base address	Peripheral	Instance	Description
0x40000000	MPU	MPU	Memory Protection Unit

# Table 42: Register Overview

Register	Offset	Description
Registers		
PERRO	0x528	Definition of peripherals in memory region 0
RLENRO	0x52C	Length of RAM region 0
PROTENSETO	0x600	Protection bit enable set register
PROTENSET1	0x604	Protection bit enable set register
DISABLEINDEBUG	0x608	Disable protection mechanism in debug mode
PROTBLOCKSIZE	0x60C	Protection block size

# 9.3 Register Details

#### Table 43: PERR0

	numb	er			6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				UT	S R Q P O N M L K J I H G F E D C B A
Rese	et			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
d	RW	Field	Value Id	Value	Description
4	RW	POWER_CLOCK			Classify POWER and CLOCK, and all other peripherals with ID=0,
					as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
В	RW	RADIO	-		Classify RADIO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
С	RW	UARTO			Classify UARTO as region 0 or region 1 peripheral
•		0,1110	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
	D\A/		Integioni	0	Classify SPI0 and TWI0 as region 0 or region 1 peripheral
D	ĸw	SPI0_TWI0	la Da sia a O	1	
			InRegion0		Peripheral configured in region 0
_			InRegion1	0	Peripheral configured in region 1
E	RW	SPI1_TWI1			Classify SPI1 and TWI1 as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
F	RW	GPIOTE			Classify GPIOTE as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
G	RW	ADC			Classify ADC as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
н	RW	TIMERO	-0 -		Classify TIMERO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
1	D\//	TIMER1	integioni	0	Classify TIMER1 as region 0 or region 1 peripheral
	11.00		InRegion0	1	Peripheral configured in region 0
			-	0	, , ,
			InRegion1		Peripheral configured in region 1
J	RVV	TIMER2		0	Classify TIMER2 as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
K	RW	RTC0			Classify RTCO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
L	RW	TEMP			Classify TEMP as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
М	RW	RNG			Classify RNG as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
N	RW	ECB	-0		Classify ECB as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
о	R\//	CCM AAR	IIIICEIUIT	0	Classify CCM and ECB as region 0 or region 1 peripheral
0	11.00		InPagionO	1	
			InRegion0		Peripheral configured in region 0
	D14.	WOT	InRegion1	0	Peripheral configured in region 1
Ρ	RW	WDT			Classify WDT as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Q	R\W/	RTC1			Classify RTC1 as region 0 or region 1 peripheral



	numb	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				UT	S R Q P O N M L K J I H G F E D C B A
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
R	RW	QDEC			Classify QDEC as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
S	RW	LPCOMP			Classify LPCOMP as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Т	RW	NVMC			Classify NVMC as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
U	RW	PPI			Classify PPI as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1

# Table 44: RLENR0

Bit	numb	er		31 30	29 2	8 2	7 26	5 25	24	23	22	21	20 1	.9 1	8 1	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id				AA	AA	A	A	Α	Α	Α	A	Α	A A	\ <i>A</i>	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 ۵	A A
Res	et			00	0 0	0	0	0	0	0	0 (	0	0 0	) (	) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW	Field	Value Id	Value						De	scrij	ptic	on																		
А	RW	RLENRO								Th	is re	egis	ter s	spe	cifie	s th	e si	ze c	of RA	١M	reg	ion	0								
										Giv	ven	a b	ase	ado	ires	s fo	r the	e RA	۱M	call	ed I	RAN	ЛBА	۹, R.	AM						
										Ъс	dra						EN	<u>م</u>	nro /	-lac	cifi	h h	nc r	ممند	n (		1 1				

This register specifies the size of RAM region 0 Given a base address for the RAM called RAMBA, RAM addresses < RAMBA + RLENR0 are classified as region 0 RAM and RAM addresses >= RAMBA + RLENR0 are classified as region 1 RAM. The address (RAMBA + RLENR0) has to be wordaligned. RAMBA and the total available RAM is defined in the product specification of the chip you are using.

# Table 45: PROTENSET0

d Rese	umbe	2r		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
d		Field	Value Id	Value	Description
4		PROTREGO	Value la	Vulue	Write '1': Protection enable bit for region 0. Write '0': no effect.
•			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
3	RW	PROTREG1		_	Write '1': Protection enable bit for region 1. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
2	RW	PROTREG2			Write '1': Protection enable bit for region 2. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
)	RW	PROTREG3			Write '1': Protection enable bit for region 3. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG4			Write '1': Protection enable bit for region 4. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG5			Write '1': Protection enable bit for region 5. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
3	RW	PROTREG6			Write '1': Protection enable bit for region 6. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
1	RW	PROTREG7			Write '1': Protection enable bit for region 7. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
	DIA/	PROTRECO	Set	1	Write: enables protection
	RVV	PROTREG8	Disabled	0	Write '1': Protection enable bit for region 8. Write '0': no effect.
				•	Read: protection disabled
			Enabled Set	1 1	Read: protection enabled
	D\\/	PROTREG9	Set	1	Write: enables protection Write '1': Protection enable bit for region 9. Write '0': no effect.
	RVV	PROTREGY	Disabled	0	-
			Enabled	1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
<	RW	PROTREG10	JEL	1	Write '1': Protection enable bit for region 10. Write '0': no
•	n vv	FIGINEGIU			effect.



#### Note: Read: Read back value of protection bit {i}. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit number Id Reset Id RW Field Value Id Value Description Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Set 1 Write: enables protection RW PROTREG11 Write '1': Protection enable bit for region 11. Write '0': no L effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Set 1 Write: enables protection М RW PROTREG12 Write '1': Protection enable bit for region 12. Write '0': no effect. Disabled Read: protection disabled 0 Enabled 1 Read: protection enabled Set 1 Write: enables protection RW PROTREG13 Write '1': Protection enable bit for region 13. Write '0': no Ν effect Read: protection disabled Disabled 0 Enabled 1 Read: protection enabled Set 1 Write: enables protection Write '1': Protection enable bit for region 14. Write '0': no 0 **RW PROTREG14** effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Write: enables protection Set 1 Write '1': Protection enable bit for region 15. Write '0': no RW PROTREG15 Ρ effect. Disabled Read: protection disabled 0 Enabled Read: protection enabled 1 Write: enables protection Set 1 Write '1': Protection enable bit for region 16. Write '0': no **RW PROTREG16** Q effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection Set 1 Write '1': Protection enable bit for region 17. Write '0': no RW PROTREG17 R effect. 0 Read: protection disabled Disabled Read: protection enabled Enabled 1 Write: enables protection Set 1 Write '1': Protection enable bit for region 18. Write '0': no S **RW PROTREG18** effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection Set 1 RW PROTREG19 Write '1': Protection enable bit for region 19. Write '0': no Т effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 Write '1': Protection enable bit for region 20. Write '0': no RW PROTREG20 U effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection Set 1 RW PROTREG21 Write '1': Protection enable bit for region 21. Write '0': no V effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 RW PROTREG22 Write '1': Protection enable bit for region 22. Write '0': no W effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 Х RW PROTREG23 Write '1': Protection enable bit for region 23. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 RW PROTREG24 Write '1': Protection enable bit for region 24. Write '0': no Y effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set 1 Write: enables protection **RW PROTREG25** Write '1': Protection enable bit for region 25. Write '0': no Ζ effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection

AA RW PROTREG26



#### Note: Read: Read back value of protection bit {i}.

Bit n	umbe		alde of protection bit (i).	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				AF AE AE AC AB AA Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
					Write '1': Protection enable bit for region 26. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AB	RW	PROTREG27			Write '1': Protection enable bit for region 27. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AC	RW	PROTREG28			Write '1': Protection enable bit for region 28. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AD	RW	PROTREG29			Write '1': Protection enable bit for region 29. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
A F	D14/	DDOTDE COO	Set	1	Write: enables protection
AE	RVV	PROTREG30			Write '1': Protection enable bit for region 30. Write '0': no
			Disabled	0	effect. Read: protection disabled
			Enabled	0	
			Set	1	Read: protection enabled
AF	RW	PROTREG31	Jei	1	Write: enables protection Write '1': Protection enable bit for region 31. Write '0': no
A	1.00	THO INCOME			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
			500	±	whee chapter protection

#### Table 46: PROTENSET1

	umbe	er			24       23       22       21       20       19       18       17       16       15       14       13       12       11       10       9       8       7       6       5       4       3       2       1
Id					(XWVUTSRQPONMLKJIHGFEDCB)
Rese		er. 1.1			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
A	RW	PROTREG32			Write '1': Protection enable bit for region 32. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
В	RW	PROTREG33			Write '1': Protection enable bit for region 33. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
С	RW	PROTREG34			Write '1': Protection enable bit for region 34. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
D	RW	PROTREG35			Write '1': Protection enable bit for region 35. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
-			Set	1	Write: enables protection
E	RW	PROTREG36			Write '1': Protection enable bit for region 36. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
-			Set	1	Write: enables protection
F	RW	PROTREG37			Write '1': Protection enable bit for region 37. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
G	RW	PROTREG38			Write '1': Protection enable bit for region 38. Write '0': no
			D: 11 1	•	effect.
			Disabled Enabled	0 1	Read: protection disabled
			Set	1	Read: protection enabled Write: enables protection
н	RW	PROTREG39	JEL	1	Write '1': Protection enable bit for region 39. Write '0': no
				•	effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection



31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Id Reset RW Field Id Value Id Value Description Т RW PROTREG40 Write '1': Protection enable bit for region 40. Write '0': no effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Set 1 Write: enables protection Write '1': Protection enable bit for region 41. Write '0': no RW PROTREG41 1 effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Set 1 Write: enables protection RW PROTREG42 Write '1': Protection enable bit for region 42. Write '0': no к effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Write: enables protection Set 1 Write '1': Protection enable bit for region 43. Write '0': no **RW PROTREG43** L effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Write: enables protection Write '1': Protection enable bit for region 44. Write '0': no Set 1 RW PROTREG44 М effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 **RW PROTREG45** Write '1': Protection enable bit for region 45. Write '0': no Ν effect. 0 Read: protection disabled Disabled Read: protection enabled Enabled 1 Set 1 Write: enables protection Write '1': Protection enable bit for region 46. Write '0': no **RW PROTREG46** 0 effect. 0 Disabled Read: protection disabled Enabled 1 Read: protection enabled Set Write: enables protection 1 RW PROTREG47 Write '1': Protection enable bit for region 47. Write '0': no Ρ effect. 0 Disabled Read: protection disabled Enabled Read: protection enabled 1 Set Write: enables protection 1 Write '1': Protection enable bit for region 48. Write '0': no **RW PROTREG48** Q effect. Disabled 0 Read: protection disabled Enabled 1 Read: protection enabled Write: enables protection Set 1 RW PROTREG49 Write '1': Protection enable bit for region 49. Write '0': no R effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection Set 1 Write '1': Protection enable bit for region 50. Write '0': no S RW PROTREG50 effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Write: enables protection Set 1 RW PROTREG51 Write '1': Protection enable bit for region 51. Write '0': no Т effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set 1 Write: enables protection RW PROTREG52 Write '1': Protection enable bit for region 52. Write '0': no U effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set 1 Write: enables protection RW PROTREG53 Write '1': Protection enable bit for region 53. Write '0': no V effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set 1 Write: enables protection RW PROTREG54 Write '1': Protection enable bit for region 54. Write '0': no W effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled 1 Set 1 Write: enables protection **RW PROTREG55** Х Write '1': Protection enable bit for region 55. Write '0': no effect. Disabled 0 Read: protection disabled Enabled Read: protection enabled

#### Note: Read: Read back value of protection bit {i}. Bit number



		Note: Read: Read back v	alue of protection bit {i}.																																
Bit I	numb	er		31 30	29	28	27	26 2	25 2	24 2	23 2	22 2	12	20	19	18	17	1	51	51	4 1	13 1	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				AF AE	A	AC	AB	AA Z	: 1	Y X	( V	ΝV	ι	J.	Т	s	R	Q	P	C	) (	N I	И	L	к	J	1	н	G	F	E	D	С	В	Α
Res	et			0 0	0	0	0	0 0	) (	0 0	0	0 (	0	) (	0	0	0	0	0	0	(	) (	כ	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						C	)es	cript	tio	n																					
			Set	1							Wri	ite: (	ena	abl	es p	pro	oted	ctic	n																
Y	RW	PROTREG56									Wri	ite ':	1':	Pro	oteo	cti	on e	ena	abl	e b	it fe	or r	egi	ion	56	. w	rite	0':	no						
												ect.											Ŭ												
			Disabled	0							Rea	ad: p	orot	tec	tio	n c	lisa	ble	ed																
			Enabled	1							Rea	ad: p	orot	tec	tio	n e	ena	ble	d																
			Set	1							Wri	ite: (	ena	abl	es p	pro	oted	tic	n																
Z	RW	PROTREG57									Wri	ite ':	1':	Pro	oted	cti	on e	ena	abl	e b	it fe	or r	egi	ion	57	. W	rite	0':	no						
											effe	ect.											-												
			Disabled	0							Rea	ad: p	orot	tec	tio	n c	lisa	ble	ed																
			Enabled	1							Rea	ad: p	orot	tec	tio	n e	ena	ble	d																
			Set	1							Wri	ite:	ena	abl	es p	pro	oted	tic	n																
AA	RW	PROTREG58									Wri	ite ':	1':	Pro	oted	cti	on e	ena	abl	e b	it fe	or r	egi	ion	58	. W	rite	0':	no						
											effe	ect.																							
			Disabled	0							Rea	ad: p	orot	tec	tio	n c	lisa	ble	d																
			Enabled	1							Rea	ad: p	orot	tec	tio	n e	ena	ble	d																
			Set	1							Wri	ite: (	ena	abl	es p	pro	oteo	ctic	n																
AB	RW	PROTREG59								,	Wri	ite ':	1':	Pro	oteo	cti	on (	ena	abl	e b	it fo	or r	egi	ion	59	. W	rite	0':	no						
												ect.																							
			Disabled	0								ad: p																							
			Enabled	1								ad: p																							
			Set	1								ite: (																							
AC	RW	PROTREG60										ite ':	1':	Pro	oteo	cti	on	ena	abl	e b	it fe	or r	egi	ion	60	. W	rite	· '0':	no						
												ect.																							
			Disabled	0								ad: p																							
			Enabled	1								ad: p																							
4.0	D14/	DDOTDEO(4	Set	1								ite: (													64			101							
AD	RW	PROTREG61										ite ':	1.:1	Pro	oteo	CTI	one	ena	abi	вр	τι	or r	egi	ion	61	. w	rite	0.3	no						
			Disabled	0								ect.		+ ~ ~	+:-		1:	hle																	
			Enabled	0 1								ad: p ad: p																							
			Set	1								ite: (																							
AE	R\//	PROTREG62	Jei	1								ite ':								٥h	it fa	or r	ممن	ion	62	\M/	rita	'0'·	no						
	1	TROTILEGOZ										ect.	±.,		Jici	cun	0111		101			51 1	съ	1011	02		inco	. 0.	110						
			Disabled	0								ad:p	not	ter	tio	n r	lisa	hle	h																
			Enabled	1								ad: p																							
			Set	1								ite: (																							
AF	RW	PROTREG63		-								ite ':								e b	it fe	or r	egi	ion	63	. w	/rite	0':	no						
												ect.											-0												
			Disabled	0								ad: p	orot	tec	tio	n c	lisa	ble	ed																
			Enabled	1								ad: p																							
			Set	1								ite:																							

#### **Note:** Read: Read back value of protection bit {i}.

### Table 47: DISABLEINDEBUG

Bit ı Id	umbe	er		3	13	0 29	92	8 2	7 2	26 2	25	24	1 23	3 2	2 2	21	20	19	9 18	31	71	.6 :	5	14	13	31	21	11	10	9	8	7	6	5	4	1 3	3 2	2	1	0 A
Res	et			0	0	0	0	0	(	0 (	0	0	0	0	(	)	0	0	0	0	0	) (	)	0	0	0	0	(	) (	D	0	0	0	0	0	0	0	C	) :	1
Id	RW	Field	Value Id	v	alu	e							D	esc	rip	otio	on																							
A	RW	DISABLEINDEBUG											d n	eb nec	ug cha	m ni:	ode sm	e. 1 if t	This the	re	gis	ter	w	ill d	onl	y d	isa	ble	th	~	ons rot									
			Disabled	1									C	)isa	bl	e iı	n de	ebı	ug																					
			Enabled	0									E	nal	ble	e in	de	ebu	ıg																					

# Table 48: PROTBLOCKSIZE

Bit	ոսmb	er		31 30 29	28 27	26	25 24	4 23	22	21 2	20 19	9 18	17	16 1	L5 14	1 13	12	11 1	.0 9	8	7	6	5	4	3 2	2 1	0
Id																										Α	Α
Res	et			000	0 0	0	0 0	0	0	0 (	) ()	0	0	0 0	) ()	0	0	0 0	0	0	0	0	0	0 (	) (	0	0
Id	RW	Field	Value Id	Value				De	scri	ptio	n																
А	RW	PROTBLOCKSIZE						Pr	oted	tio	n blo	ck si	ze														
			4k	0				4	kByt	e p	roted	tion	blo	ck s	ize												


# **10 Peripheral interface**



## Figure 6: Tasks, events, shortcuts, and interrupts

## **10.1 Functional description**

All peripherals can be accessed through the standard ARM® Cortex Advanced Peripheral Bus (APB) or AMBA High-performance Bus (AHB) registers as well as through task, event, and interrupt registers.

## 10.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes, which is equal to 1024 x 32 bit registers. This pattern is applied to all peripherals located on the APB bus and on the AHB bus. See *Instantiation* on page 17 for more information about which peripherals are available and where they are located in the address map.

For peripherals on the APB bus there is a direct relationship between its ID and its base address. A peripheral with base address 0x40000000 is therefore assigned ID=0, and a peripheral with base address 0x40001000 is assigned ID=1. The peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Peripherals do not share any registers or common resources, but the total number of registers available for each peripheral is reduced compared to a peripheral that has a dedicated ID.
- Peripherals share some registers or other common resources.
- Only one of the peripherals can be used at a time.
- Both peripherals are optional in the series, and only one of them is instantiated in any given chip.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).



## 10.1.2 Bit set and clear

Registers with multiple single-bit bit-fields may implement the "set and clear" pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map where the main register is followed by a dedicated SET and CLR register in that order.

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing a '1' to a bit in the SET or CLR register will set or clear the same bit in the main register respectively. Writing a '0' to a bit in the SET or CLR register has no effect. Reading the SET or CLR registers returns the value of the main register.

Note: The main register may not be visible and hence not directly accessible in all cases.

## 10.1.3 Tasks

Tasks are used to trigger actions in a peripheral, for example, to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes a '1' to the task register or when the peripheral itself, or another peripheral, toggles the corresponding task signal. *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37

## 10.1.4 Events

Events are used to notify peripherals and the CPU about events that have happened, for example, a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, whereupon the event register is updated to reflect that the event has been generated. See *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37. An event register is only cleared when firmware writes a '0' to it.

Events can be generated by the peripheral even when the event register is set to '1'.

## 10.1.5 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, its associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

## 10.1.6 Interrupts

An interrupt is an exception that is generated by an event and can interrupt the program flow of the CPU. All peripherals on the APB bus support interrupts. A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID, for example, the peripheral with ID=4 is connected to interrupt number 4 in the Nested Vector Interrupt Controller (NVIC).

Using the INTEN, INTENSET and INTENCLR registers, you can configure every event in a peripheral to generate that peripheral's interrupt. You can enable multiple events to generate interrupts simultaneously. To resolve the correct interrupt's source, firmware can query the event registers found in the event group in the peripherals register map.

Some peripherals implement only INTENSET and INTENCLR, the INTEN register is not available on those peripherals. Refer to the individual chapters for details. In all cases, however, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.



Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET and INTENCLR registers. The correct bit position can be derived from the event's address. The event on address 0x100 is associated with bit 0 in the INTEN register, the event at address 0x104 is associated with bit 1, and so on. The event at address 0x17C is identified with bit 31 in the INTEN register. This pattern effectively limits the maximum number of events in a peripheral to 32.

The relationship between tasks, events, shortcuts, and interrupts is shown in *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37.



# 11 Debugger Interface (DIF)



## Figure 7: Debugger interface

## **11.1 Functional description**

nRF51 devices support the Serial wire Debug (SWD) interface from ARM. The interface has two lines; SWDCLK and SWDIO. SWDIO and nRESET share the same physical pin. The Debugger Interface (DIF) module is responsible for handling the resource sharing between SWD traffic and reset functionality. The SWDCLK pin has an internal pull down resistor and the SWDIO/nRESET pin has an internal pull up resistor.

## 11.1.1 Normal mode

The DIF module will be in normal mode after power on reset. In this mode the SWDIO/nRESET pin acts as a normal active low reset pin.

To guarantee that the device remains in normal mode, the SWDCLK line must be held low, that is, '0', at all times. Failing to do so may result in the DIF entering into an unknown state and may lead to undesirable behavior and power consumption.

## 11.1.2 Debug interface mode

Debug interface mode is initiated by clocking one clock cycle on SWDCLK with SWDIO=1. Due to delays caused by starting up the DAP's power domain, a minimum of 150 clock cycles must be clocked at a speed of minimum 125 kHz on SWDCLK with SWDIO=1 to guarantee that the DAP is able to capture a minimum of 50 clock cycles.

If the device is in System OFF mode, see *Power management (POWER)* on page 42 for more information about System OFF mode, entering into debug interface mode will generate a wakeup.

In debug interface mode, the SWDIO/nRESET pin will be used as SWDIO. The pin reset mechanism will therefore be disabled as long as the device is in debug interface mode.

In debug interface mode, System OFF will be emulated to facilitate debugging of the device while in System OFF. Power numbers will naturally be higher in emulated System OFF compared to normal System OFF. See *Emulated System OFF mode* on page 44 for more information.

## 11.1.3 Resuming normal mode

Normal mode can always be resumed by performing a "hard-reset" through the SWD interface:

**1.** Enter debug interface mode.



- 2. Enable reset through the RESET register in the POWER peripheral.
- 3. Hold the <code>SWDCLK</code> and <code>SWDIO/nRESET</code> line low for a minimum of 100  $\mu s.$

You can also generate a "hard-reset" by performing a power on reset, or a brown-out reset.



# 12 Power management (POWER)

## **12.1 Functional description**

Power management architecture gives you unique flexibility through orthogonal power control of all system blocks on the devices.

## 12.1.1 Power supply

The following power supply alternatives are supported:

- Internal DC/DC converter setup
- Internal LDO setup
- Low Voltage mode setup

## 12.1.2 Internal LDO setup

The internal DC/DC converter can be bypassed if it is not going to be used. When the DC/DC converter is bypassed, only the internal LDO is active as illustrated in *Figure 8: LDO regulator only* on page 42. The internal LDO will then generate the system power directly from the supply voltage VDD. It is recommended that the DC/DC converter is disabled in this setup.



## Figure 8: LDO regulator only

## 12.1.3 DC/DC converter setup

Selected devices have a Buck type DC/DC converter that steps down the supply voltage VDD. The resulting voltage is then used by an internal LDO that supplies the radio with power.





#### Figure 9: DC/DC converter

The DC/DC converter requires an external LC filter and is enabled through the *DCDCEN* register. See the reference circuitry chapter in the product specification for more information about component values.

The DC/DC converter only reduces the power consumption used by the radio, it does not affect the power used by the Flash, System, and Peripheral.

Enabling the DC/DC converter will not turn it on, but set it in a state where it automatically gets turned on when the radio is enabled and goes off again when the radio gets disabled. This is done to avoid wasting power running the DC/DC in between the radio events where current consumption is too low.

#### **DC/DC efficiency**

The conversion factor ( $F_{DCDC}$ ) is the ratio between the power used by the radio and the DC/DC converter when the DC/DC is active ( $I_{DD,DCDC}$ ) and the power used by the radio when the DC/DC is disabled ( $I_{DD}$ ). As shown in below:

I<sub>DD</sub>, DCDC=F<sub>DCDC</sub> \* I<sub>DD</sub>

The conversion factor (F<sub>DCDC</sub>) depends on two parameters:

- Supply voltage (VDD).
- Current consumption used by the radio (I<sub>DD</sub>).

The conversion factor ( $F_{DCDC}$ ) will decrease with decreasing supply voltage (VDD) if the current drawn through the DC/DC converter (Radio power) is kept constant. The conversion factor ( $F_{DCDC}$ ) also decreases with decreasing current consumption ( $I_{DD}$ ), for a given voltage (VDD).

If we look at these two parameters in combination we will find a limit where the DC/DC converter no longer reduces the power consumption (i.e.  $F_{DCDC} > 1$ ).

For data on the DC/DC performance see product specification.

## 12.1.4 Low voltage mode setup

If you have a stable, low voltage available for the nRF51 device, it is possible to configure the device in low voltage mode as illustrated in *Figure 10: Low voltage mode* on page 44. In this mode the internal LDO is bypassed and the system is powered directly from the supply voltage VDD. See the product specification for more information about which voltage levels are supported in low voltage mode. In low voltage mode, the



DC/DC converter must be disabled. Additional requirements may apply to the accuracy and stability of the supply voltage in low voltage mode. See the product specification for more information.



#### Figure 10: Low voltage mode

## 12.1.5 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated. The only mechanism that is functional and responsive in this mode is the reset and the wakeup mechanism.

One or more blocks of RAM can be retained in System OFF mode depending on the settings in the RAMON (and RAMONB, if provided) register(s).

RAMON and RAMONB are retained registers, see *Reset behaviour*. Note that these registers are usually overwritten by the startup code provided with the nRF application examples.

The system can be woken up from System OFF mode either from the DETECT signal (when active) generated by the *GPIO* peripheral, by the ANADETECT signal (when active) generated by the *LPCOMP* module, or from a reset. When the system wakes up from OFF mode, a system reset is performed.

Before entering system OFF mode the user must make sure that all on-going EasyDMA transactions have been completed. This is usually accomplished by making sure that the EasyDMA enabled peripheral is not active when entering system OFF. See documentation of these peripherals for more information.

## 12.1.6 Emulated System OFF mode

If the device is in debug interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF, see *DIF* chapter for more information. Required resources needed for debugging include the following key components: DIF, CLOCK, POWER, NVMC, MPU, CPU, CODE, and RAM. Since the CPU is kept on in emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.

## 12.1.7 System ON mode

System ON mode is a fully operational mode, where the CPU and all peripherals are brought into a state where they are functional.

In System ON mode the CPU can either be active or sleeping. The CPU enters sleep by executing the WFI or WFE instruction found in the CPU's instruction set. In WFI sleep the CPU will wake up as a result of an



interrupt request if the associated interrupt is enabled in the NVIC. In WFE sleep the CPU will wake up as a result of an interrupt request regardless of the associated interrupt being enabled in the NVIC or not.

The system implements mechanisms to automatically switch on and off the appropriate power sources depending on how many peripherals are active, and how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level. The activity level is usually raised and lowered when specific tasks are triggered or events generated, see individual chapters describing the different peripherals for more information on how to optimize power consumption in System ON mode.

#### Sub power modes

During CPU sleep, in System ON mode, the system can reside in one of the following two sub power modes:

- Constant latency
- Low power

In constant latency mode (for more information, see the device specific product specification) the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by forcing a set of base resources on while in sleep, see the device specific product specification for more information about which resources are forced on. The advantage of having a constant and predictable latency will be at the cost of having increased power consumption. The constant latency mode is selected by triggering the CONSTLAT task.

In low power mode the automatic power management system, described in *System ON mode* on page 44, will be the most efficient and save the most power. The advantage of having low power will be at the cost of having varying CPU wakeup latency and PPI task response. The low power mode is selected by triggering the LOWPWR task.

When the system enters ON mode, it will, by default, reside in the low power sub-power mode.

## 12.1.8 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure. In addition the power supply supervisor puts the system in a reset state if the supply voltage is too low for safe operation (brown-out). The power supply supervisor is illustrated in *Figure 11: Power supply supervisor* on page 45.



#### Figure 11: Power supply supervisor

## 12.1.9 Power-fail comparator

The power-fail comparator provides the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down. It also provides hardware protection of data stored in program memory by preventing write instructions from being executed. More information about this mechanism can be found in the *NVMC* chapter.



The comparator features a hysteresis of  $V_{HYST}$  (refer to the Product Specification for the exact value), as illustrated in *Figure 12: Power failure comparator (BOR = Brown-out reset)* on page 46. The threshold  $V_{POF}$  is set in the POFCON register.



Figure 12: Power failure comparator (BOR = Brown-out reset)

## 12.1.10 RAM blocks

Each of the available RAM blocks, which each may contain multiple RAM sections, can power up and down independently in both System ON and System OFF mode. See *Memory* chapter for more information about RAM blocks and sections.

## 12.1.11 Reset

There are multiple reset sources that may trigger a reset of the system. After a reset the CPU can query the RESETREAS (reset reason register) to find out which source generated the reset.

## 12.1.12 Power-on reset

The power-on reset generator initializes the system at power-on. The system is held in reset state until the supply has reached the minimum operating voltage, see the device specific product specification for more information.

## 12.1.13 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Since the debugger interface uses the same pin as the pin reset mechanism, a pin reset will not be available when the device is in debug interface mode unless explicitly enabled in the RESET register.

## 12.1.14 Wakeup from OFF mode reset

The device is reset when it wakes up from OFF mode.

The DAP is not reset following a wake up from OFF mode if the device is in debug interface mode, see *DIF* chapter for more information.

## 12.1.15 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM® core is set.

## 12.1.16 Watchdog reset

A Watchdog reset is generated when the watchdog times out. See WDT



## 12.1.17 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brownout reset threshold.

## 12.1.18 Retained registers

A retained register is a register that will retain its value in System OFF mode, and through a reset depending on reset source. See individual peripheral chapters for information of which registers are retained for the different peripherals.

## 12.1.19 Reset behavior

Reset source	Reset target CPU	Peripherals	GPIO	Debug	RAM	WDT	Retained registers	RESETREAS
CPU lockup <sup>2</sup>	х	х	х					
Soft reset	х	x	х					
Wakeup from System	х	x		x <sup>3</sup>	x <sup>4</sup>			
OFF mode reset								
Watchdog reset <sup>5</sup>	х	х	х	х	х	x	х	
Pin reset	х	x	х	х	х	х	х	
Brownout reset	х	х	х	х	х	х	x	х
Power on reset	х	х	x	x	x	x	х	х

Note: The RAM is never reset, but depending on reset source, RAM content may be corrupted.

## **12.2 Register Overview**

#### **Table 49: Instances**

Base address	Peripheral	Instance	Description
0x40000000	POWER	POWER	Power control

#### Table 50: Register Overview

Register	Offset	Description
Tasks		
CONSTLAT	0x078	Enable constant latency mode
LOWPWR	0x07C	Enable low power mode (variable latency)
Events		
POFWARN	0x108	Power failure warning
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESETREAS	0x400	Reset reason
RAMSTATUS	0x428	RAM status register
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power failure comparator configuration
GPREGRET	0x51C	General purpose retention register
RAMON	0x524	RAM on/off register (this register is retained)
RESET	0x544	Reset configuration register
RAMONB	0x554	RAM on/off register (this register is retained)
DCDCEN	0x578	DC/DC enable register

<sup>&</sup>lt;sup>2</sup> Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in System OFF.

<sup>&</sup>lt;sup>3</sup> The DAP will not be reset if the device is in debug interface mode.

<sup>&</sup>lt;sup>4</sup> RAM is not reset on wakeup from OFF mode, but depending on settings in the RAMON register parts, or the whole RAM, may not be retained after the device has entered System OFF mode.

<sup>&</sup>lt;sup>5</sup> Watchdog reset is not available in System OFF.



## 12.3 Register Details

#### Table 51: INTENSET

		Note: Write	e '0' has no effect. When read this registe	wi	ll ret	urr	n the	e va	alue	e of	IN	TEN	Ι.																					
Bit r	umb	er		31	30 2	29	28 2	27 :	26	25	24	23	22	21	20	19	18	: 17	16	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																4	۱.	
Rese	t			0	0 0	)	0 (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0 0	0	0 0
Id	RW	Field	Value Id	Va	lue							De	scri	pti	on																			
А	RW	POFWARN										W	rite	'1'	to	Ena	able	e in	teri	'nр	t or	PC	ρFN	AR	N e	ver	ıt.							
			Enabled	1								En	abl	е																				

#### Table 52: INTENCLR

		Note: Write	'0' has no effect. When read this registe	wi	ll re	tur	n th	ie v	alu	e o	f IN	TEI	۷.																							
Bit	ոսmb	er		31	30	29	28	27	26	25	24	23	22	21	20	0 1	91	81	71	61	5 1	41	3 1	2 :	11 1	10	9	8	7	6	5	4	3	2	1	0
Id																																		Α		
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	) (	) (	) (	) (	D	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							De	scr	ipti	ion																					
А	RW	POFWARN										W	/rit	e '1	' to	o Cl	ear	int	err	upt	on	PC	FΝ	AR	N e	ver	nt.									
			Disabled	1								D	isal	ole																						

## Table 53: RESETREAS

Note: Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brown out reset.

	numb	er		31	1 30	29	28	27	26	25	24	23	22 2	21 2	20					15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Id				_	_	_	_	_	_	_	_	_	_	_	_		G	-	-	_	_	_	_	_	_	_	_	_		_	_	D	-	Β.	
Res					0		0	0	0	0	0	0	0 (			0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3
Id	RW		Value Id	Va	alue							Des																							
A	RW	RESETPIN													•	oin-r	ese	et o	dete	cte	d														
			NotDetected	0										etec	teo	d																			
			Detected	1									tect																						
В	RW	DOG														vato	hd	og	det	ect	ed														
			NotDetected	0								No	t de	etec	te	d																			
			Detected	1								De	tect	ted																					
С	RW	SREQ										Re	set	fror	n A	١RC	R.S	SYS	RES	ETF	REC	2 di	ete	cte	b										
			NotDetected	0								No	t de	etec	te	d																			
			Detected	1								De	tect	ted																					
D	RW	LOCKUP										Re	set	fror	n (	CPU	loc	ck-ι	ıp d	ete	ecte	ed													
			NotDetected	0								No	t de	etec	te	d																			
			Detected	1								De	tect	ted																					
Е	RW	OFF										Re	set	due	e to	) wa	ke	up	fro	m s	yst	em	n Ol	FF n	nod	le w	/he	n wa	ake	up i	S				
												trig	gger	red	fro	om D	DET	EC	T si	gna	l fr	om	I GF	νIO											
			NotDetected	0								No	t de	etec	te	d																			
			Detected	1								De	tect	ted																					
F	RW	LPCOMP										Re	set	due	e to	wa	ke	up	fro	m s	yst	em	n Ol	FF n	nod	le w	/he	n wa	ake	up i	S				
												trig	gger	red	fro	om A	٨NA	٩D	ETEC	CT s	sigr	nal	fro	m L	PCC	DM	Þ								
			NotDetected	0								No	t de	etec	teo	d																			
			Detected	1								De	tect	ted																					
G	RW	DIF										Re	set	due	to	wa	ke	up	fro	m s	yst	em	n Ol	FFn	noc	le w	/he	n wa	ake	up i	S				
												trig	gger	red	fro	om e	ente	erir	ng ir	nto	de	bu	g in	ter	face	e mo	ode	2							
			NotDetected	0								No	t de	etec	te	d																			
			Detected	1								De	tect	ted																					
			Detected	1								De	tect	ted																					

#### Table 54: RAMSTATUS

Rit r	numb	or		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	lamb	51		51 50 25 20 27	D C B A
Res	et			0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
А	R	RAMBLOCK0			RAM block 0 is on or off/powering up
			Off	0	Off
			On	1	On
В	R	RAMBLOCK1			RAM block 1 is on or off/powering up
			Off	0	Off
			On	1	On
С	R	RAMBLOCK2			RAM block 2 is on or off/powering up
			Off	0	Off
			On	1	On
D	R	RAMBLOCK3			RAM block 3 is on or off/powering up
			Off	0	Off
			On	1	On



#### Table 55: SYSTEMOFF

Bit	numb	er		31 3	) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																		Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	2						De	escr	ipti	on																				
Α	W	SYSTEMOFF									E	nab	le s	yste	em	OFI	Fm	ode	9															
			Enter	1							E	nab	le s	vste	em	OFI	Fm	ode	2															

#### Table 56: POFCON

Bit	numb	er		31 30 29 28 2	7 26 2	5 24 23	22 21	20 1	9 18	<b>17</b> 1	L6 1	5 14	13	12	11 :	10 9	9 8	37	6	5	4	3	2	1 0
Id																							ΒI	ΒА
Res	et			0 0 0 0 0	0 0	0 0	00	0 0	0 (	0 (	) ()	0	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value		De	scriptio	on																
А	RW	POF				Er	able oi	r disa	able	powe	er fa	ilure	e co	mpa	rato	or								
			Disabled	0		Di	sable																	
			Enabled	1		Er	able																	
В	RW	THRESHOLD				Po	wer fa	ilure	com	npara	tor 1	thre	sho	ld se	ttin	g								
			V21	0		Se	t thres	hold	to 2	.1 V														
			V23	1		Se	t thres	hold	to 2	.3 V														
			V25	2		Se	t thres	hold	to 2	.5 V														
			V27	3		Se	t thres	hold	to 2	.7 V														

#### Table 57: GPREGRET

Bit I	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					A A A A A A A A A A A A A A A A A A A
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description	
А	RW	GPREGRET		General purpose retent	ion register
				This register is a retaine	ed register

#### Table 58: RAMON

Bit r Id	numbe	er		31	30 2	9 2	28 2	72	6 2	5 24	42	3 22	22	1 2	0 1	19 1		17 D		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 B	0 A
Rese	et			0	0 0	) (	0 (	0	0	0	0	0	0	0	0	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
Id	RW	Field	Value Id	Va	lue						D	)esc	rip	tion	۱																				
А	RW	ONRAM0									I	Keep	p R	AM	bl	ock	0.0	on	or	off i	n s	yst	em	ON	I Mo	ode	2								
			RAM0Off	0							(	Off																							
			RAM0On	1							(	On																							
В	RW	ONRAM1										Keep	p R	AM	bl	ock	10	on	or	off i	n s	yst	em	ON	I Mo	ode	è								
			RAM10ff	0							(	Off																							
			RAM1On	1							(	On																							
С	RW	OFFRAM0										Keep	p re	eter	ntic	on c	on I	RAI	Мb	loc	k 0	wł	en	RA	Мb	oloc	k is	sw	itch	ed	off				
			RAM0Off	0							(	Off																							
			RAM0On	1							(	On																							
D	RW	OFFRAM1										Keep	p re	eter	ntic	on c	on I	RAI	Μb	loc	k 1	wł	en	RA	Μb	oloc	k is	sw	itch	ed	off				
			RAM10ff	0							(	Off																							
			RAM1On	1							(	On																							

#### Table 59: RESET

Th	s regi	ster is a retained register																																							
Bit	numb	er		3	13	0 2	29 3	28	27	26	25	5 24	4 2	23 2	22	21	2	0 1	19	18	17	1 1	61	5	14	13	8 1	21	.1 :	10	9	8	7	6	5	4	L S	3	2	1	0
Id																																									Α
Res	et			0	0	0	) (	0	0	0	0	0	C	) (	0	0	0	0	כ	0	0	0	C	)	0	0	0	0	) (	0	0	0	0	0	0	0	0	(	)	0	0
Id	RW	Field	Value Id	V	'alu	e							0	Des	cri	ipti	ion	۱.																							
A	RW	RESET												Ena DIF	p	eri							set	: in	d	ebu	ıg i	nte	erfa	ace	e m	od	e, s	ee	the						
			Disabled	0										Dis	ab	le																									
			Enabled	1										Ena	abl	le																									

## Table 60: RAMONB

Bit n Id	umbe	er		31	30	29 2	28 27	7 26	25	24	23 2	2 2	1 20	0 19		17 D		15 1	4 13	3 12	2 11	10	9	8	7 (	5 5	54	3		_	0 A
Rese	et			0	0	0 0	) ()	0	0	0	0 0	0 (	0	0	0	0	0 (	) (	0	0	0	0	0	0 (	) (	0	0	0	0	1	1
Id	RW	Field	Value Id	Va	lue						Des	cript	tion																		
А	RW	ONRAM2									Kee	ep R.	AM	bloo	ck 2	on	or o	ff in	sys	tem	ON	Mo	de								
			RAM2Off	0							Off																				
			RAM2On	1							On																				
В	RW	ONRAM3									Kee	p R	AM	bloo	ck 3	on	or o	ff in	sys	tem	ON	Mo	de								
			RAM3Off	0							Off																				
			RAM3On	1							On																				
С	RW	OFFRAM2									Kee	ep re	eten	tion	on	RAI	۸bl	ock	2 w	hen	RA	M b	lock	c is s	wite	che	d of	F			
			RAM2Off	0							Off																				
			RAM2On	1							On																				



Bit	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					D C B A
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
D	RW	OFFRAM3			Keep retention on RAM block 3 when RAM block is switched off
			RAM3Off	0	Off
			RAM3On	1	On

## Table 61: DCDCEN

Bit	n	umb	er		31 3	) 29	28	3 27	26	5 25	5 24	42	23 2	22 2	21	20	19	18	3 17	71	61	15 :	14	13	12	11	. 10	) 9	8	7	6	5	4	3	2	1	0
Id																																					Α
Re	set	t			0 0	0	0	0	0	0	0	0	) (	) (	)	0	0	0	0	0	C	) (	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id		RW	Field	Value Id	Value	e						C	Des	crip	otic	n																					
Α		RW	DCDCEN										Ena	able	e or	di	sak	ole	DC,	/D(	Сс	onv	/er	ter													
				Disabled	0								Disa	abl	е																						
				Enabled	1								Ena	ble	2																						



# 13 Clock management (CLOCK)

## 13.1 Functional description



## Figure 13: Clock control

## 13.1.1 HFCLK clock controller

As illustrated in *Figure 13: Clock control* on page 51 the system supports the following high frequency clock sources:

- HFCLK crystal oscillator : 16 or 32 MHz crystal oscillator
- HFCLK RC oscillator : 16 MHz RC oscillator

The system high frequency clock (HFCLK) is derived from one of these clock sources depending on the configuration of HFCLKSRC.

The HFCLK crystal oscillators require an external AT-cut quartz crystal to be connected to the **XC1** and **XC2** pins in parallel resonant mode. If a 32 MHz crystal is used the XTALFREQ register must be configured accordingly.

The HFCLK clock controller provides the following clocks to the system derived from HFCLK:

- HCLK: 16 MHz high frequency clock for the CPU and the system as a whole.
- PCLK1M: 1 MHz peripheral clock.
- PCLK16M: 16 MHz peripheral clock.

These clocks are only available when the system is in ON mode.

When the system enters ON mode, HFCLK RC oscillator will start up automatically to provide the required clocks for the system.

The HFCLK crystal oscillator is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the selected HFCLK crystal oscillator has started. The start-up times of the HFCLK crystal oscillators are described in the device specific product specification.



A HFCLKSTOP task will stop the HFCLK oscillator. However the HFCLKSTOP task can only be sent after the STATE field in the HFCLKSTAT register indicates a 'HFCLK running' state.

The HFCLK RC oscillator is automatically switched off when the HFCLK crystal oscillators is running; it will be switched back on automatically when the HFCLK crystal oscillator is stopped.

If the system does not require any of the clocks provided by the HFCLK clock controller, the HFCLK controller may enter a power saving mode automatically and switch off the selected clock source. This occurs if all peripherals that require either PCLK1M, PCLK16M are appropriately stopped or disabled, and the CPU is sleeping and thereby no longer requesting HCLK.

When one or more of the clocks PCLK1M, PCLK16M or HFCLK are requested again, the HFCLK clock controller will resume normal operation mode. There will be transition time from power saving mode to normal operation mode that may be different depending on the configuration of the HFCLKSRC register, see product specification for more information.

To use the RADIO and the calibration mechanism associated with the 32.768 kHz RC oscillator, the HFCLK clock controller must be configured to use HFCLK crystal oscillator via the HFCLKSRC register, and the HFCLK crystal oscillator must be running.

The HFCLK crystal oscillators utilize amplitude regulated architecture to achieve low current consumption and fast start-up. The HFCLK crystal oscillators are also designed to work with one of the following alternative external sources:

- A 16 MHz rail-to-rail clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.
- A 16 MHz low swing clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.

## 13.1.2 LFCLK clock controller

As illustrated in *Figure 13: Clock control* on page 51 the system supports the following low frequency clock sources:

- LFCLK crystal oscillator: 32.768 kHz crystal oscillator
- LFCLK RC oscillator: 32.768 kHz RC oscillator
- LFCLK synthesizer: 32.768 kHz synthesized from HFCLK

The 32.768 kHz crystal oscillator requires an external AT-cut quartz crystal to be connected to the XL1 and XL2 pins in parallel resonant mode. The **XL1** and **XL2** share pins with the GPIO.

**Note:** GPIOs that share pins with XL1 and XL2 differ from device to device. For more information, see the device specific product specification.

The LFCLK clock controller provides the following clocks to the system derived from LFCLK:

• PCLK32KI: 32.768 kHz low frequency clock for peripherals

The LFCLK clock controller and all of the LFCLK clock sources are switched off by default when the system is propagated from OFF to ON mode.

The LFCLK clock is started by first selecting the preferred clock source in the LFCLKSRC register and then triggering the LFCLKSTART task. If the selected clock source cannot be started immediately the 32.768 kHz RC oscillator will start automatically and generate the LFCLK until the selected clock source is available.

The LFCLK clock is stopped by triggering the LFCLKSTOP task. The LFCLKSRC register can only be modified when the LFCLK is not running.

A LFCLKSTARTED event will be generated when the selected LFCLK crystal oscillator has started. The start-up times of the LFCLK crystal oscillators are described in the device specific product specification.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in the LFCLKSTAT register indicates a 'LFCLK running' state.

The 32.768 kHz crystal oscillator utilizes an amplitude regulated architecture to achieve low current consumption and fast start-up.

The 32.768 kHz crystal oscillator is also designed to work with one of the following alternative external sources:



- A low swing clock signal applied to the **XL1** pin. The **XL2** pin shall then be left unconnected.
- A rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.

The synthesized 32.768 kHz clock depends on the HFCLK to run. If 250 ppm accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must be generated from the HFCLK crystal oscillator.

## 13.1.3 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated by triggering the CAL task. The 32.768 kHz RC oscillator will then temporarily request the HFCLK to calibrate itself against. A DONE event will be generated when calibration has finished. The calibration mechanism will only work as long as HFCLK is generated from the HFCLK crystal oscillator, it is therefore necessary to explicitly start this crystal oscillator before calibration can be started, see HFCLKSTART task. See product specification for recommendations on calibration intervals and crystal accuracy.

## 13.1.4 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator. The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.



#### Figure 14: Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLK.

## **13.2 Register Overview**

#### Table 62: Instances

Base address Peripheral Instance Description
40000000 CLOCK CLOCK Clock control

#### **Table 63: Register Overview**

Register	Offset	Description
Tasks		
HFCLKSTART	0x000	Start HFCLK crystal oscillator
HFCLKSTOP	0x004	Stop HFCLK crystal oscillator
LFCLKSTART	0x008	Start LFCLK source
LFCLKSTOP	0x00C	Stop LFCLK source
CAL	0x010	Start calibration of LFCLK RC oscillator
CTSTART	0x014	Start calibration timer
CTSTOP	0x018	Stop calibration timer
Events		
HFCLKSTARTED	0x100	HFCLK oscillator started
LFCLKSTARTED	0x104	LFCLK started
DONE	0x10C	Calibration of LFCLK RC oscillator complete event
СТТО	0x110	Calibration timer timeout
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered
HFCLKSTAT	0x40C	Which HFCLK source is running
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered
LFCLKSTAT	0x418	Which LFCLK source is running
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
LFCLKSRC	0x518	Clock source for the LFCLK
CTIV	0x538	Calibration timer interval



Register XTALFREQ

Description Crystal frequency

## **13.3 Register Details**

Offset 0x550

#### Table 64: INTENSET

		Note: Write '0' has no e	ffect. When read this registe	r will r	etu	rn th	ne v	/alue	e o	f IN	TEN	۷.																						
Bit	numb	er		31 30	) 29	28 (	27	26	25	24	23	22	21	20	19	18	17	16	1	5 14	1 13	31	21	1 1	0 9	)	87	6	5 5	4	3	2	1	0
Id																														D	С		В	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0 (	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value	3						De	scr	iptio	on																				
А	RW	HFCLKSTARTED									W	rite	e '1'	to	Ena	able	e in	teri	'nир	t oi	n H	FCI	KS	TAF	TEL	) e	vent							
			Enabled	1							En	nab	le																					
В	RW	LFCLKSTARTED									W	rite	e '1'	to	Ena	able	e in	ter	'nир	t oi	n LF	CL	KST	<b>A</b> R	TED	e v	/ent							
			Enabled	1							En	nab	le																					
С	RW	DONE									W	rite	e '1'	to	Ena	able	e in	ter	'nир	t oı	n D	ON	E e	ver	ıt.									
			Enabled	1							En	nab	le																					
D	RW	СТТО									W	rite	e '1'	to	Ena	able	e in	ter	'nр	t oı	n <mark>C</mark>	τтα	) ev	/en	t.									
			Enabled	1							En	nab	le																					
D	RW	СТТО		1							W	rite	e '1'	to	Ena	able	e in	ter	rup	t oı	n <mark>C</mark>	ττα	) ev	/en	t.									

### Table 65: INTENCLR

		Note: Write '0' has no	o effect. When read this re	egister w	ill ret	urn	the	e va	lue d	of <mark>II</mark>	NTEN	Ι.																						
Bit	umb	er		31	30 2	29 2	28 2	7 2	6 2!	5 24	4 23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Id																														D	С		В	Α
Res	et			0	0 0	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						De	scri	ptic	on																				
Α	RW	HFCLKSTARTED									W	rite	e '1'	to	Clea	ar i	nte	ru	ot d	on /	IFC	LKS	TA	RTE	D e	ven	t.							
			Disabled	1							Di	sab	le																					
В	RW	LFCLKSTARTED									W	rite	e '1'	to	Clea	ar i	nte	ru	ot d	on <mark>I</mark>	FCI	LKS	TAF	RTEL	) ev	/en	t.							
			Disabled	1							Di	sab	le																					
С	RW	DONE									W	rite	e '1'	to	Clea	ar i	nte	ru	ot d	on <mark>I</mark>	00	VE e	eve	nt.										
			Disabled	1							Di	sab	le																					
D	RW	CTTO									W	rite	e '1'	to	Clea	ar i	nte	ru	ot d	on (	TT	<mark>0</mark> e	ver	nt.										
			Disabled	1							Di	sab	le																					

#### Table 66: HFCLKRUN

Bit	numbe	er		31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 15	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	D	0 0
Id	RW	Field	Value Id	Value	:						Des	cri	ptic	on																			
А	R	STATUS									HF	CLK	(ST)	4 <i>R</i> 7	ta	sk	trig	ger	ed	or	not												
			NotTriggered	0							Tas	sk n	ot	trig	gge	red																	
			Triggered	1							Ta	sk t	rigg	gere	ed																		

#### Table 67: HFCLKSTAT

Bit I	numb	er		31 30													В														Α
Res	et			0 0	0	0	0	0 0	) (	0 0	) (	) ()	0	0	0 (	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	) (	) ()
Id	RW	Field	Value Id	Value	2						Des	crip	tior	۱																	
A	R	SRC	RC Xtal	0 1							16	MH	z RC	C os	scilla	ator						atin and					e				
В	R	STATE	NotRunning Running	0 1							HFC	CLK CLK CLK	not	rur		ıg															

#### Table 68: LFCLKRUN

Bit	num	nbe	r		31 3	) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et				0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	R۱	w	Field	Value Id	Valu	9						Des	cri	ptio	on																				
А	R		STATUS									LFO	CLK	STA	ART	tas	sk t	rigg	gere	ed o	r n	ot													
				NotTriggered	0							Tas	sk r	not	trig	gge	red																		
				Triggered	1							Tas	sk t	rig	gere	ed																			



#### Table 69: LFCLKSTAT

Id	numbo	er		31 0		29 2 0 (	282 00											В					1 1 ) 0									1 A /	A
Res Id		Field	Value Id	· ·	lue	0 (	0 0	, ,	U	U		escr			U	U	U	U	U	U		5 (	, ,	U	U	U	U	U	U	U	U	0	,
A	R	SRC	RC Xtal Synth	0 1 2							3 3 3	2.70 2.70 2.70	58 k 58 k 58 k	Hz	RC o crys syn	osci stal the	illat osc size	illa r sy	tor /nth	run	ning	g an	ner d ge 768	ner	atin	g tł	ne L	FCL					
В	R	STATE	NotRunning Running	0 1							L	FCL	Kno	ate ot ru Inni	unn	ing																	

## Table 70: LFCLKSRCCOPY

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A
Reset		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A R SRC			Clock source
	RC	0	32.768 kHz RC oscillator
	Xtal	1	32.768 kHz crystal oscillator
	Synth	2	32.768 kHz synthesized from HFCLK

## Table 71: LFCLKSRC

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		Α Α
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW SRC		Clock source
	RC	0 32.768 kHz RC oscillator
	Xtal	1 32.768 kHz crystal oscillator
	Synth	2 32.768 kHz synthesized from HFCLK

#### Table 72: CTIV

Bit r	numb	er		31 30 29	28 27 2	6 2	5 24	23	22 2	1 20	) 19	18 1	7 16	15	<b>14</b> 1	3 12	2 11	10	9	8	76	5	4	3	2	1	0
Id																					Α	Α	Α	Α	Α	A	A
Res	et			000	0 0 0	0 (	0	0	0 0	0	0	0 0	0 (	0	0 0	0 (	0	0	0	0 0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value				Des	scrip	tion																	
А	RW	CTIV						Ca	libra	tion	time	er int	terva	l in r	nult	iple	of 0.	25 s	seco	onds	. Ra	nge	:				
								0.2	25 se	cond	ds to	31.7	75 se	cond	ds.												

## Table 73: XTALFREQ

	numb	er		31 30	29	28	27	26	25	24	23	22	21	20	) 19	9 1	81	71	.6 1	15	14	13	12	11	1 1(	0 9	) E					
Id Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		, ,	D	0	0	0	0	0	0	A 0 0	A 0			
Id	RW	Field	Value Id	Value							De	scri	ipti	on																		
A	RW	XTALFREQ									re	gist		has	s to	m	atc											FCL		9		
			16MHz	0xFF							16	M	Ηz	cry	sta	l is	use	ed														
			32MHz	0x00							32	M	Hz	cry	sta	l is	use	ed														





# 14 General-Purpose Input/Output (GPIO)

#### Figure 15: GPIO Port and the GPIO pin details

*Figure 15: GPIO Port and the GPIO pin details* on page 56 illustrates the GPIO port containing 32 individual pins, where **PIN0** is illustrated in more detail as a reference. All the signals on the left side of the illustration are used by other peripherals in the system, and therefore, are not directly available to the CPU.

## 14.1 Functional description

The GPIO Port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN\_CNF[n] registers (n=0..31). The following parameters can be configured through these registers:

- Direction
- Drive strength
- · Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

The PIN\_CNF registers are retained registers. See *POWER* chapter for more information about retained registers.

Pins can be individually configured, through the pin sense mechanism, to detect either a high level or a low level on their input. When the correct level is detected on any such configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal, and the default behaviour is that the DETECT signal from all pins in the GPIO Port are combined into a common DETECT signal that is routed throughout the system, which then can be utilized by other peripherals, see *Figure 15: GPIO Port and the GPIO pin details* on page 56. This mechanism is functional in both ON and OFF mode.

See the following peripherals for more information about how the DETECT signal is used:

- POWER: uses the DETECT signal to exit from System OFF.
- GPIOTE: uses the DETECT signal to generate the PORT event.

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see *Figure 15: GPIO Port and the GPIO pin details* on page 56. Inputs must be connected in order to get a valid input value in the IN register and for the sense mechanism to get access to the pin.



Other peripherals in the system can attach themselves to GPIO pins and override their output value and configuration, or read their analog or digital input value, see *Figure 15: GPIO Port and the GPIO pin details* on page 56.

Selected PINs also support analog input signals, see ANAIN in *Figure 15: GPIO Port and the GPIO pin details* on page 56. Pins that support analog input signals vary between devices, see the product specification for your device for more details.

## 14.2 Register Overview

#### Table 74: Instances

Base address       Peripheral       Instance       Description         0x5000000       GPIO       GPIO       GPIO Port         Table 75: Register Overview       Image: Comparison of the second sec					
	Base address	Peripheral	Instance	Description	
Table 75: Register Overview	0x50000000	GPIO	GPIO	GPIO Port	
	Table 75: Rec	nister Overview			

Register	Offset	Description
Registers		
OUT	0x504	Write GPIO port
OUTSET	0x508	Set individual bits in GPIO port
OUTCLR	0x50C	Clear individual bits in GPIO port
IN	0x510	Read GPIO port
DIR	0x514	Direction of GPIO pins
DIRSET	0x518	DIR set register
DIRCLR	0x51C	DIR clear register
PIN_CNF[0]	0x700	Configuration of GPIO pins
PIN_CNF[1]	0x704	Configuration of GPIO pins
PIN_CNF[2]	0x708	Configuration of GPIO pins
PIN_CNF[3]	0x70C	Configuration of GPIO pins
PIN_CNF[4]	0x710	Configuration of GPIO pins
PIN_CNF[5]	0x714	Configuration of GPIO pins
PIN_CNF[6]	0x718	Configuration of GPIO pins
PIN_CNF[7]	0x71C	Configuration of GPIO pins
PIN_CNF[8]	0x720	Configuration of GPIO pins
PIN_CNF[9]	0x724	Configuration of GPIO pins
PIN_CNF[10]	0x728	Configuration of GPIO pins
PIN_CNF[11]	0x72C	Configuration of GPIO pins
PIN_CNF[12]	0x730	Configuration of GPIO pins
PIN_CNF[13]	0x734	Configuration of GPIO pins
PIN_CNF[14]	0x738	Configuration of GPIO pins
PIN_CNF[15]	0x73C	Configuration of GPIO pins
PIN_CNF[16]	0x740	Configuration of GPIO pins
PIN_CNF[17]	0x744	Configuration of GPIO pins
PIN_CNF[18]	0x748	Configuration of GPIO pins
PIN_CNF[19]	0x74C	Configuration of GPIO pins
PIN_CNF[20]	0x750	Configuration of GPIO pins
PIN_CNF[21]	0x754	Configuration of GPIO pins
PIN_CNF[22]	0x758	Configuration of GPIO pins
PIN_CNF[23]	0x75C	Configuration of GPIO pins
PIN_CNF[24]	0x760	Configuration of GPIO pins
PIN_CNF[25]	0x764	Configuration of GPIO pins
PIN_CNF[26]	0x768	Configuration of GPIO pins
PIN_CNF[27]	0x76C	Configuration of GPIO pins
PIN_CNF[28]	0x770	Configuration of GPIO pins
PIN_CNF[29]	0x774	Configuration of GPIO pins
PIN_CNF[30]	0x778	Configuration of GPIO pins
PIN_CNF[31]	0x77C	Configuration of GPIO pins

## **14.3 Register Details**

#### Table 76: OUT

Bit r Id	umbe	er		31 30 AF AE																	
Rese	et			0 0																	
Id	RW	Field	Value Id	Value			Des	cri	ptic	on											
А	RW	PINO					Pin	0													
			Low	0			Pin	ı dr	iver	r is l	low	1									
			High	1			Pin	ı dr	iver	r is l	higl	h									
В	RW	PIN1					Pin	1													
			Low	0			Pin	n dr	iver	r is l	low	1									
			High	1			Pin	ı dr	iver	r is l	higl	h									



	umbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld Rese	.+				X W V U T S R Q P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id		Description
С		PIN2			Pin 2
			Low	0	Pin driver is low
D	R\M/	PIN3	High	1	Pin driver is high Pin 3
U	1	11113	Low	0	Pin driver is low
			High	1	Pin driver is high
E	RW	PIN4	1	0	Pin 4
			Low High	0 1	Pin driver is low Pin driver is high
F	RW	PIN5		-	Pin 5
			Low	0	Pin driver is low
6	<b>D</b> 144	DING	High	1	Pin driver is high
G	RVV	PIN6	Low	0	Pin 6 Pin driver is low
			High	1	Pin driver is high
н	RW	PIN7			Pin 7
			Low	0	Pin driver is low
I	R\//	PIN8	High	1	Pin driver is high Pin 8
	1		Low	0	Pin driver is low
			High	1	Pin driver is high
J	RW	PIN9	1	0	Pin 9 Die deitung in Laur
			Low High	0 1	Pin driver is low Pin driver is high
к	RW	PIN10	1161	1	Pin 10
		-	Low	0	Pin driver is low
			High	1	Pin driver is high
L	RW	PIN11	low	0	Pin 11 Pin driver is low
			Low High	1	Pin driver is high
М	RW	PIN12		-	Pin 12
			Low	0	Pin driver is low
NI		DIN12	High	1	Pin driver is high Pin 13
N	KVV	PIN13	Low	0	Pin 13 Pin driver is low
			High	1	Pin driver is high
0	RW	PIN14			Pin 14
			Low	0	Pin driver is low
Р	R\M/	PIN15	High	1	Pin driver is high Pin 15
			Low	0	Pin driver is low
			High	1	Pin driver is high
Q	RW	PIN16	low	0	Pin 16 Die deiver is low
			Low High	1	Pin driver is low Pin driver is high
R	RW	PIN17		-	Pin 17
			Low	0	Pin driver is low
ç	D\A/	DINI19	High	1	Pin driver is high
S	11.00	PIN18	Low	0	Pin 18 Pin driver is low
			High	1	Pin driver is high
Т	RW	PIN19		0	Pin 19
			Low High	0 1	Pin driver is low Pin driver is high
U	RW	PIN20		-	Pin 20
			Low	0	Pin driver is low
V	D141	010124	High	1	Pin driver is high
V	ĸw	PIN21	Low	0	Pin 21 Pin driver is low
			High	1	Pin driver is high
W	RW	PIN22			Pin 22
			Low	0	Pin driver is low
Х	RW	PIN23	High	1	Pin driver is high Pin 23
••			Low	0	Pin driver is low
			High	1	Pin driver is high
Y	RW	PIN24	Low	0	Pin 24 Din driver is low
			Low High	0 1	Pin driver is low Pin driver is high
Z	RW	PIN25		-	Pin 25
			Low	0	Pin driver is low
	D141	DINI26	High	1	Pin driver is high
AA	кW	PIN26	Low	0	Pin 26 Pin driver is low
			High	1	Pin driver is high
AB	RW	PIN27			Pin 27
			Low	0	Pin driver is low
AC	RW/	PIN28	High	1	Pin driver is high Pin 28
			Low	0	Pin driver is low



Bit r Id Rese	iumb et	er		AF		AC A	C A	7 26 B AA 0	zγ	, )	κv	N V	U	Т	S	R	Q	Р	ο	Ν	м	J	Ť	н	G	F	E	) C	В	Α
Id	RW	Field	Value Id	Va	lue						Desc	cript	ion	1																
			High	1							Pin	driv	er i	s hi	gh															
AD	RW	PIN29	Low High	0 1								29 driv driv																		
AE	RW	PIN30	Low High	0 1								30 driv driv																		
AF	RW	PIN31	Low High	0 1								31 driv driv																		

#### Table 77: OUTSET

Note: Read: reads value of OUT register. Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id Boci					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese		Field	Value Id		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
A	RVV	PINO	1	0	Pin O
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
п		DIN1	Set	1	Write: writing a '1' sets the pin high
В	RVV	PIN1	1	0	Pin 1
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
~	D14/	DING	Set	1	Write: writing a '1' sets the pin high
С	RVV	PIN2	Low	0	Pin 2 Ready pin driver is low
			Low		Read: pin driver is low
			High	1 1	Read: pin driver is high Write: writing a '1' sets the pin high
<b>D</b>	D14/		Set	1	- · · ·
D	RVV	PIN3	Low	0	Pin 3 Ready pin driver is low
			Low	1	Read: pin driver is low
			High	1	Read: pin driver is high
c	D\A/	PIN4	Set	1	Write: writing a '1' sets the pin high
E	11.00	1 11 11 11	Low	0	Pin 4 Read: pin driver is low
				1	Read: pin driver is high
			High Set	1	Write: writing a '1' sets the pin high
F	D\//	PIN5	Jei	1	Pin 5
	11.00	FINJ	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
G	R\//	PIN6	Set	1	Pin 6
U U	11.00	T INO	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
н	RW/	PIN7	Set	-	Pin 7
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
1	RW	PIN8		-	Pin 8
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
J	RW	PIN9			Pin 9
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
К	RW	PIN10			Pin 10
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
L	RW	PIN11			Pin 11
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
М	RW	PIN12			Pin 12
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
N	RW	PIN13			Pin 13
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
0	RW	PIN14			Pin 14
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high



Note: Read: reads value of OUT register. Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
I <b>d</b> P		Field	Value Id	Value	Description
Ρ	RVV	PIN15	Low	0	Pin 15 Read: pin driver is low
			High	1	Read: pin driver is low Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Q	R/W	PIN16	Jet	1	Pin 16
Q	11.00	FINIO	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
R	RW	PIN17		-	Pin 17
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
S	RW	PIN18			Pin 18
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Т	RW	PIN19			Pin 19
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
U	RW	PIN20			Pin 20
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
V	RW	PIN21			Pin 21
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
W	RW	PIN22			Pin 22
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
х	RW	PIN23			Pin 23
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	<b>D</b> 14/	DIN 2 4	Set	1	Write: writing a '1' sets the pin high
Y	RVV	PIN24	1	0	Pin 24
			Low	0	Read: pin driver is low
			High	1 1	Read: pin driver is high Write: writing a '1' sets the pin high
Z	D\\/	PIN25	Set	1	Pin 25
2	L AA	PINZO	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AA	R\//	PIN26	Jet	-	Pin 26
		1 11420	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AB	RW	PIN27			Pin 27
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AC	RW	PIN28			Pin 28
-			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AD	RW	PIN29			Pin 29
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AE	RW	PIN30			Pin 30
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AF	RW	PIN31			Pin 31
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high



#### Table 78: OUTCLR

**Note:** Read: reads value of OUT register. **Note:** Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit nu	ımbe	r			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld .					X W V U T S R Q P O N M L K J I H G F E D C B A
Reset		riald	Malua Id		
		Field	Value Id	Value	Description
A	RVV	PINO	1	0	Pin 0 Des de sin deixes is laur
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	D14/	0.014	Clear	1	Write: writing a '1' sets the pin low
3	RW	PINI	1	0	Pin 1
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
~ .		כואוס	Clear	1	Write: writing a '1' sets the pin low
	RVV	PIN2	1	0	Pin 2
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
<b>`</b>		כואוס	Clear	1	Write: writing a '1' sets the pin low
)	RW	PIN5	1	0	Pin 3 Des de sis deixes is laur
			Low	0 1	Read: pin driver is low
			High	1	Read: pin driver is high
		DINIA	Clear	T	Write: writing a '1' sets the pin low
	RW	PIN4	Low	0	Pin 4 Ready pin driver is low
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	D\4/	DINE	Clear	1	Write: writing a '1' sets the pin low
FI	RW	Child	low	0	Pin 5 Deadu ain driver is leve
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
-	D\4/	DING	Clear	1	Write: writing a '1' sets the pin low
G	r( VV	PIN6	Low	0	Pin 6 Read: pin driver is low
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
		DINIZ	Clear	1	Write: writing a '1' sets the pin low
	RW	PIN7	1	0	Pin 7 Des du sin driven is lave
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
		DINIO	Clear	1	Write: writing a '1' sets the pin low
	RW	PIN8		•	Pin 8
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	D14/	DINIO	Clear	1	Write: writing a '1' sets the pin low
	RW	PIN9		•	Pin 9
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
		DINIAO	Clear	1	Write: writing a '1' sets the pin low
K I	RVV	PIN10	Low	0	Pin 10 Ready pin driver is low
			Low		Read: pin driver is low
			High	1	Read: pin driver is high
		DINI44	Clear	1	Write: writing a '1' sets the pin low
LI	RW	PIN11	Low	0	Pin 11 Dead, nin driver is leve
			Low	0 1	Read: pin driver is low
			High		Read: pin driver is high
	D\4/	DIN12	Clear	1	Write: writing a '1' sets the pin low
M	r( VV	PIN12	Low	0	Pin 12 Read: pin driver is low
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	D\4/	DIN12	Clear	1	Write: writing a '1' sets the pin low
NI	ĸw	PIN13	Low	0	Pin 13 Read: pin driver is low
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
<b>.</b>	DIA	DIN14	Clear	1	Write: writing a '1' sets the pin low
0 1	кW	PIN14	1	0	Pin 14
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	D\4/	DIN1E	Clear	1	Write: writing a '1' sets the pin low
	r( VV	PIN15	low	0	Pin 15 Read: pin driver is low
			Low	0	•
			High	1 1	Read: pin driver is high
<b>-</b>	D\A/	DIN16	Clear	1	Write: writing a '1' sets the pin low
ן ב	11.00	PIN16	Low	0	Pin 16 Read: pin driver is low
			Low		Read: pin driver is low
			High	1	Read: pin driver is high
<b>.</b> .		DIN17	Clear	1	Write: writing a '1' sets the pin low
۱ <b>۲</b>	кW	PIN17	1	0	Pin 17
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
	кW	PIN18			Pin 18
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high



Note: Read: reads value of OUT register. Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

eset00<		umbe	er			7 26 25																		
j       Number of the state of the s	Id																							
RW   Pin19   Pin19     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     RW   Pin20   Pin20     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     V   RW   Pin21   Pin21     Clear   1   Write: writing a '1' sets the pin low     V   RW   Pin22   Pin22     Clear   1   Write: writing a '1' sets the pin low     V   RW   Pin22   Pin22     Clear   1   Write: writing a '1' sets the pin low     V   RW   Pin22   Pin24     Clear   1   Write: writing a '1' sets the pin low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     High   1 <t< th=""><th>Id</th><th></th><th>Field</th><th>Value Id</th><th></th><th></th><th></th><th></th><th></th><th>U</th><th>0 (</th><th></th><th>0 0</th><th>0</th><th>U</th><th>U</th><th>0 (</th><th>, ,</th><th>U</th><th>U</th><th>0 0</th><th>, ,</th><th> U</th><th>U</th></t<>	Id		Field	Value Id						U	0 (		0 0	0	U	U	0 (	, ,	U	U	0 0	, ,	 U	U
RW   Pin 19   Pin 29     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     B   RW   Pin 20     Clar   Pin 21     Clar   Read: pin driver is low     High   1     RW   Pin 21     Clar   Pin 24     Clar   Pin 25     Clar   Pin 24     Clar   Pin 24										a '1'	sets	s th	e pir	n Iov	N									
Low       0       Read: pin driver is high         Image: Classical Class	Т	RW	PIN19	electi	-					<b>u</b> 1	5000	5	c pi											
Clear1Write: writing a'1' sets the pin lowIow0Read: pin driver is lowHigh1Read: pin driver is lowClear1Write: writing a'1' sets the pin lowClear1Write: writing a'1' sets the pin lowNWPIN21PIN21Clear1Read: pin driver is lowHigh1Read: pin driver is lowHigh1<				Low	0				drive	er is	low													
Image: Pin20   Image: Pin20   Pin20     Low   0   Red: pin driver is low     High   1   Red: pin driver is low     Clear   Pin21   Pin21     Low   Pin21   Pin21     Low   Pin21   Pin21     Clear   1   Pin22     Clear   Pin22   Pin22     Clear   Pin22   Pin22     Clear   Pin22   Pin23     Clear   Pin23   Pin23     Clear   Pin24   Pin24     Clear   Pin25   Pin24     Clear   Pin24   Pin24     Clear   Pin25   Pin24				High	1		R	ead: pin	l drive	er is	high	n												
Low   0   Read: pin driver is low     High   1   Read: pin driver is low     Clar   1   Witte: writing a'1'sets the pin low     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     Clar   1   Witte: writing a'1'sets the pin low     V   NV   PIN22   -     Low   0   Read: pin driver is low     High   1   Read: pin driver is low </td <td></td> <td></td> <td></td> <td>Clear</td> <td>1</td> <td></td> <td>V</td> <td>Vrite: wr</td> <td>riting</td> <td>a '1'</td> <td>sets</td> <td>s th</td> <td>e pir</td> <td>n lov</td> <td>N</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				Clear	1		V	Vrite: wr	riting	a '1'	sets	s th	e pir	n lov	N									
Pin24       Image: Pin24       Image: Pin24       Pin24         Class       0       Read: pin driver is logh         No       Pin24       Pin24         Class       0       Read: pin driver is logh         No       Pin24       Pin24         Class       0       Read: pin driver is logh         High       1       Read: pin driver is logh         Class       0       Read: pin driver is logh         High       1       Read: pin driver is logh         Clar       1       Meter: writing a '1'sets the pin low         Clar       1       Meter: writing a '1'sets the pin low         Clar       1       Meter: writing a '1'sets the pin low         Clar       1       Meter: writing a '1'sets the pin low         Clar       1	U	RW	PIN20																					
RW   PIN21   in 2     V   RW   PIN21     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     Clear   Fin 22     Clear   Fin 23     Clear   Fin 24     Clear   Fin 24 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>																								
RW   PIN21   Pin 21   Pin 21     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     Pin 22   Low   0     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     RW   PIN23   Pin 23     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     RW   PIN23   PIN 24   PIN 24     Clear   1   Write: writing a '1' sets the pin low     PIN 24   PIN 24   PIN 24     RW   PIN 25   PIN 25     Low   0   Read: pin driver is low     High   1				-							-													
Image: Provide the second se	v	D\//	DINI21	Clear	1				iting	ат	sets	s th	e pi		N									
V   RW   PIN22   PIn22     Low   Q   Read: pin driver is high     V   RW   PIN22     Low   Q   Read: pin driver is low     High   1   Read: pin driver is low     Clear   IN   Write: writing a '1' sets the pin low     V   RW   PIN23     RW   PIN23   Read: pin driver is low     Clear   IN   Read: pin driver is low     High   1   Read: pin driver is low     Clear   IN   Write: writing a '1' sets the pin low     Clear   IN   Write: writing a '1' sets the pin low     Clear   IN   Read: pin driver is low     High   1   Read: pin driver is low	v	L AA	PINZI	Low	0				drive	or ic	low													
Clar1Write: writing a'1'sets the pin lowVRWPIN22PIN22Low0Read: pin driver is lowHigh1Read: pin driver is lowClearWrite: writing a'1'sets the pin lowClear0Read: pin driver is lowHigh1Read: pin driver is lowClearPin 25Low0Read: pin driver is lowHigh1Read: pin driver is lowHigh1Read: pin driver is lowClear1Write: writing a '1' sets the pin lowHigh1Read: pin driver is low </td <td></td>																								
N       NV       PIN22       PIN22       Rad: pin driver is low Read: pin driver is high Clear       PIN23         RW       PIN23       PIN23       PIN23         RW       PIN24       Read: pin driver is low High       1         Clear       1       Read: pin driver is low High       1         RW       PIN24       Read: pin driver is low High       1         Clear       1       Read: pin driver is low Read: pin driver is low High       1         RW       PIN25       PIN26       PIN26         Clear       1       Write: writing a '1' sets the pin low         RW       PIN26       Read: pin driver is low High         Clear       1       Write: writing a '1' sets the pin low         Clear       1       Write: writing a '1' sets the pin low         High       1       Read: pin driver is low High         Clear       1       Write: writing a '1' sets the pin low         Clear       1       Write: writing a '1' sets the pin low         Clear       1       Read: pin driver is low         High				-									e pir	n lov	N									
High Clear   1   Read: pin driver is high Write: writing a '1' sets the pin low     RW   PIN23	w	RW	PIN22																					
RW   PIN23   PIN23   PIN23     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     Clear   1   Write: writing a'1' sets the pin low     PIN24   PIN24   PIN24     RW   PIN25   PIN25     Clear   1   Read: pin driver is low     High   1   Read: pin driver is low     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Read: pin driver is low     Clear   1   Read: pin driver is low     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     PIN26   PIN26   PIN26     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     PIN26   PIN27   PIN27     Clear   PIN28   PIN26     Clear   PIN28   PIN26     Clear   PIN28   PIN26     Clear   PIN28 <td< td=""><td></td><td></td><td></td><td>Low</td><td>0</td><td></td><td>R</td><td>ead: pin</td><td>ı drive</td><td>er is</td><td>low</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>				Low	0		R	ead: pin	ı drive	er is	low													
RW   PIN23   Pin 23     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     PIN24   Pin 24     Low   0   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     High   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     RW   PIN25   Pin 25     Low   0   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     High   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     A   RW   PIN26   Pin 26     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     Clear   1   Write: writing a'1' sets the pin low     High   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     High </td <td></td> <td>0</td> <td></td>											0													
Image: Provide the second s				Clear	1				riting	a '1'	sets	s th	e pir	n lov	N									
F   W   PIN24   PIN24     RW   PIN24   PIN25     RW   PIN25   PIN25     RW   PIN26   PIN25     RW   PIN26   PIN26     RW   PIN27   PIN26     RW   PIN27   PIN27     RW   PIN27   PIN27     RW   PIN28   PIN27     RW   PIN28   PIN27     RW   PIN28   PIN28     RW   PIN28   PIN28     RW   PIN28   PIN29     RW   PIN29   PIN29     RW   PIN29   PIN29     RW   PIN30   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver	Х	RW	PIN23																					
RW   PIN24																								
RW   Pin 24   Pin 24     Low   0   Read: pin driver is low     High   1   Write: writing a '1' sets the pin low     Pin 25   Pin 25   Pin 26     RW   PIN 26   Pin 26     Clear   1   Write: writing a '1' sets the pin low     High   1   Read: pin driver is low <td< td=""><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td>o nii</td><td>- I</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>				-							-		o nii	- I										
k   Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     NW   PIN25   Image: Clear   Pin 25     Clear   1   Read: pin driver is high     Clear   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     A   RW   PIN26   Image: Clear     Low   Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Low   Image: Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Clear   1   Mrite: writing a'1' sets the pin low     Mrite: Write: Write: ga'1' sets the pin low   Mrite: writing a'1' sets the pin low     Mrite: Write: Glear   1   Mrite: writing a'1' sets the pin low     Mrite: Write: Glear   1   Mrite: writing a'1' sets the pin low     Mrite	Y	RW/	PIN24	Clear	T				Tung	аı	sets	s ui	e pii	1101	N									
Find Provide the set of the			1 11 12 -	Low	0				ı drive	er is	low													
res   Clear   1   Write: writing a'1' sets the pin low     res   PIN25   For the pin 25     res   For the pin 25     res   Pin 25     res   Pin 26     res   Pin 26     res   Pin 26     res   Pin 26     res   Low   0     res   Pin 26     res   Low   0     res   Pin 27     res   Pin 28     res   Pin 28 <td></td> <td>n</td> <td></td>												n												
k   k <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td>v</td> <td>Vrite: wr</td> <td>riting</td> <td>a '1'</td> <td>sets</td> <td>s th</td> <td>e pir</td> <td>n Iov</td> <td>N</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>					1		v	Vrite: wr	riting	a '1'	sets	s th	e pir	n Iov	N									
High   1   Read: pin driver is high     A   RW   PIN26   PIN26     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a'1' sets the pin low     B   RW   PIN27   PIN27     Low   0   Read: pin driver is high     ILIN   Low   0     High   1   Read: pin driver is high     ILIN   PIN27   PIN27     Low   0   Read: pin driver is high     ILIN   Low   0     High   1   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     ILIN   Low   0   Read: pin driver is low     ILIN   Low   0   Read: pin driver is low     High   1   Read: pin driver is low	Z	RW	PIN25				Р	in 25																
Clear   1   Write: writing a '1' sets the pin low     A   RW   PIN26   PIN26     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     B   RW   PIN27   PIN27     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '																								
A     RW     PIN26     Pin 26       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       Clear     1     Write: writing a'1' sets the pin low       B     RW     PIN27     Pin 27       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       CR     RW     PIN28     Pin 28       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High				-							0													
Image: Section of the sectin of the section of the section of the section of the		D\A/	DING	Clear	1				riting	a '1'	sets	s th	e pii	n Iov	N									
High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       B     RW     PIN27     in 27       B     RW     PIN27     pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Mrite: writing a '1' sets t	AA	RVV	PINZO	low	0				drive	or ic	low													
Clear   1   Write: writing a '1' sets the pin low     B   RW   PIN27   Pin 27     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     Clear   1   Write: writing a '1' sets the pin low     D   RW   PIN28   PIN28     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     D   RW   PIN29   PIN29     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     PIN30   E   PIN30   PIN30     KF   RW   PIN31   Read: pin driver is low     High   1   Rea												,												
B     RW     PIN27     Pin 27       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       CC     RW     PIN28     Pin 28       Low     0     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       PIN 29     Eow     0     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       D     RW     PIN29     Pin 29       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       Pin 30     Pin 30     Pin 30       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       Pin 30     Pin 31     Pin 31       KF     RW     PIN31     Pin 31       Low     0				•							-		e pir	n Iov	N									
High Clear     1     Read: pin driver is high Write: writing a '1' sets the pin low       C     RW     PIN28     Pin 28       Low     0     Read: pin driver is low       High Clear     1     Read: pin driver is high Clear       D     RW     PIN29       Low     0     Read: pin driver is low       High Clear     1     Write: writing a '1' sets the pin low       D     RW     PIN29     Pin 29       Low     0     Read: pin driver is low       High Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Low     0     Read: pin driver is high Clear     Write: writing a '1' sets the pin low       Low     0     Read: pin driver is low     Pin 30       Low     0     Read: pin driver is low     Pin 31       High High     1     Read: pin driver is high     Pin 31       KF     RW     PIN31     Pin 31     Pin 31	AB	RW	PIN27		-								- p											
Clear     1     Write: writing a '1' sets the pin low       CC     RW     PIN28     Pin 28       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       D     RW     PIN29     Pin 29       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       F     RW     PIN31     Pin 30       Low     0     Read: pin driver is high       High     1     Write: writing a '1' sets th				Low	0		R	ead: pin	l drive	er is	low													
C     RW     PIN28     Pin 28       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       D     RW     PIN29     Pin 29       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       Low     0     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       E     RW     PIN30     Pin 30       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       F     RW     PIN31     Pin 31       Low     0     Read: pin driver is low       High     1     Read: pin d				High	1		R	ead: pin	l drive	er is	high	ı												
Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a'1' sets the pin low       D     RW     PIN29     PIN29       Low     0     Read: pin driver is high       Low     0     Read: pin driver is high       Low     0     Read: pin driver is high       Clear     1     Write: writing a'1' sets the pin low       Low     0     Read: pin driver is high       Clear     1     Write: writing a'1' sets the pin low       E     RW     PIN30     F       Low     0     Read: pin driver is low       High     1     Read: pin driver is high       Clear     1     Write: writing a'1' sets the pin low       F     RW     PIN31     F       F     RW     PIN31     F       High     1     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is high				Clear	1				riting	a '1'	sets	s th	e pir	n lov	N									
High     1     Read: pin driver is high       Clear     1     Write: writing a '1' sets the pin low       D     RW     PIN29     Pin 29       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       Clear     1     Write: writing a '1' sets the pin low       Low     0     Read: pin driver is low       High     1     Write: writing a '1' sets the pin low       Low     0     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       Clear     1     Write: writing a '1' sets the pin low       F     RW     PIN31     PIN31       High     1     Read: pin driver is low       High     1     Read: pin driver is low       High     1     Read: pin driver is low	AC	RW	PIN28																					
Clear   1   Write: writing a '1' sets the pin low     D   RW   PIN29   Pin 29     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     E   RW   PIN30   Pin 30     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     F   RW   PIN31   Pin 31     F   RW   PIN31   Pin 31     Low   0   Read: pin driver is low     High   1   Read: pin driver is low     High   1   Read: pin driver is low																								
D RW PIN29 Low 0 Read: pin driver is low High 1 Read: pin driver is high Clear 1 Write: writing a '1' sets the pin low E RW PIN30 Low 0 Read: pin driver is low High 1 Read: pin driver is high Clear 1 Write: writing a '1' sets the pin low High 1 Read: pin driver is high Clear 1 Write: writing a '1' sets the pin low High 1 Read: pin driver is high Clear 1 Write: writing a '1' sets the pin low High 1 Read: pin driver is low High 1 Read: pin driver is low				-							-													
Low 0 Read: pin driver is low High 1 Read: pin driver is high Clear 1 Write: writing a '1' sets the pin low Low 0 Read: pin driver is high Low 0 Read: pin driver is low High 1 Read: pin driver is high Clear 1 Write: writing a '1' sets the pin low F RW PIN31 FILSE Low 0 Read: pin driver is high Low 1 Read: pin driver is low High 1 Read: pin driver is low High 1 Read: pin driver is low	AD	D\\/		Clear	T				Tung	dТ	sets	s un	e pi	1101	N									
High Clear   1   Read: pin driver is high Write: writing a '1' sets the pin low     E   RW   PIN30   Pin 30     Low   0   Read: pin driver is low     High Clear   1   Read: pin driver is low     F   RW   PIN31     F   RW   PIN31     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     I   Write: writing a '1' sets the pin low     High   1   Read: pin driver is low     High   1   Read: pin driver is low		1.00	1 11425	Low	0				drive	er is	low													
Clear   1   Write: writing a '1' sets the pin low     E   RW   PIN30   Pin 30     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     F   RW   PIN31   Pin 31     Low   0   Read: pin driver is low     High   1   Read: pin driver is low												h												
E   RW   PIN30   Pin 30     Low   0   Read: pin driver is low     High   1   Read: pin driver is high     Clear   1   Write: writing a '1' sets the pin low     F   RW   PIN31   Pin 31     Low   0   Read: pin driver is low     High   1   Write: writing a '1' sets the pin low				-									e pir	n lov	N									
High Clear   1   Read: pin driver is high Write: writing a '1' sets the pin low     F   RW   PIN31     Low   0   Read: pin driver is low     High   1   Read: pin driver is high	AE	RW	PIN30						5															
Clear   1   Write: writing a '1' sets the pin low     F   RW   Pin 31     Low   0   Read: pin driver is low     High   1   Read: pin driver is high																								
JF   RW   Pin 31     Low   0   Read: pin driver is low     High   1   Read: pin driver is high				-							-													
Low0Read: pin driver is lowHigh1Read: pin driver is high				Clear	1				riting	a '1'	sets	s th	e pir	n lov	N									
High 1 Read: pin driver is high	AF	RW	PIN31	1	0						1-													
Clear 1 Write, writing a 1 sets the pin low											-		0 0											
				Cical	1		v	vine. Wi	ung	αI	3015	s ul	e pi	101	N									

#### Table 79: IN

Dit .	umb	~r		21 20 20 20 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	iumb	-			X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et			0 0 0 0 0 0 0 0 0	
Id	RW	Field	Value Id	Value	Description
А	R	PINO			Pin 0
			Low	0	Pin input is low
			High	1	Pin input is high
В	R	PIN1			Pin 1
			Low	0	Pin input is low
			High	1	Pin input is high
С	R	PIN2			Pin 2
			Low	0	Pin input is low
			High	1	Pin input is high
D	R	PIN3			Pin 3
			Low	0	Pin input is low
			High	1	Pin input is high
Е	R	PIN4			Pin 4
			Low	0	Pin input is low
			High	1	Pin input is high
F	R	PIN5			Pin 5
			Low	0	Pin input is low



Id	umbe	er		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese Id		Field	Value Id	0 0 0 0 0 0 0 0 0 0 Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			High	1	Pin input is high
G	R	PIN6			Pin 6
			Low High	0 1	Pin input is low Pin input is high
н	R	PIN7	підп	l	Pin 7
			Low	0	Pin input is low
			High	1	Pin input is high
I	R	PIN8	Low	0	Pin 8 Pin input is low
			High	1	Pin input is high
J	R	PIN9	0		Pin 9
			Low	0	Pin input is low
к	R	PIN10	High	1	Pin input is high Pin 10
ĸ	n	PINIO	Low	0	Pin input is low
			High	1	Pin input is high
L	R	PIN11			Pin 11
			Low	0	Pin input is low
м	R	PIN12	High	1	Pin input is high Pin 12
	i.	1 1112	Low	0	Pin input is low
			High	1	Pin input is high
Ν	R	PIN13		_	Pin 13
			Low	0	Pin input is low
0	R	PIN14	High	1	Pin input is high Pin 14
č			Low	0	Pin input is low
			High	1	Pin input is high
Р	R	PIN15			Pin 15
			Low	0 1	Pin input is low
Q	R	PIN16	High	T	Pin input is high Pin 16
~			Low	0	Pin input is low
			High	1	Pin input is high
R	R	PIN17			Pin 17
			Low High	0 1	Pin input is low Pin input is high
S	R	PIN18	ingn	1	Pin 18
-			Low	0	Pin input is low
			High	1	Pin input is high
Т	R	PIN19	Loui	0	Pin 19 Dia input is low
			Low High	0 1	Pin input is low Pin input is high
U	R	PIN20		-	Pin 20
			Low	0	Pin input is low
		5.4.10 <i>.</i>	High	1	Pin input is high
V	R	PIN21	Low	0	Pin 21 Pin input is low
			High	1	Pin input is high
W	R	PIN22	0		Pin 22
			Low	0	Pin input is low
v	D	DINOO	High	1	Pin input is high
х	R	PIN23	Low	0	Pin 23 Pin input is low
			High	1	Pin input is high
Y	R	PIN24			Pin 24
			Low	0	Pin input is low
Z	R	PIN25	High	1	Pin input is high Pin 25
-	i.		Low	0	Pin input is low
			High	1	Pin input is high
AA	R	PIN26			Pin 26
			Low	0 1	Pin input is low
AB	R	PIN27	High	1	Pin input is high Pin 27
			Low	0	Pin input is low
			High	1	Pin input is high
AC	R	PIN28		0	Pin 28
			Low High	0 1	Pin input is low Pin input is high
AD	R	PIN29	111g11	1	Pin Input is high Pin 29
			Low	0	Pin input is low
			High	1	Pin input is high
AE	R	PIN30			Pin 30
			Low	0 1	Pin input is low
AF	R	PIN31	High	1	Pin input is high Pin 31
			Low	0	Pin input is low
			High	1	Pin input is high



#### Table 80: DIR

Bit n Id Rese	numbe et	er		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id		Description
A		PINO			Pin O
			Input	0	Pin set as input
-			Output	1	Pin set as output
В	RW	PIN1	la activ	0	Pin 1
			Input Output	0 1	Pin set as input Pin set as output
с	RW/	PIN2	Output	1	Pin 2
C		1 11 12	Input	0	Pin set as input
			Output	1	Pin set as output
D	RW	PIN3			Pin 3
			Input	0	Pin set as input
_	DW	DINA	Output	1	Pin set as output
Е	RVV	PIN4	Input	0	Pin 4 Pin set as input
			Output	1	Pin set as output
F	RW	PIN5	output	-	Pin 5
			Input	0	Pin set as input
			Output	1	Pin set as output
G	RW	PIN6			Pin 6
			Input	0	Pin set as input
н	RW	PIN7	Output	1	Pin set as output Pin 7
			Input	0	Pin 7 Pin set as input
			Output	1	Pin set as output
I.	RW	PIN8			Pin 8
			Input	0	Pin set as input
			Output	1	Pin set as output
J	RW	PIN9			Pin 9
			Input	0 1	Pin set as input
К	D\\/	PIN10	Output	T	Pin set as output Pin 10
ĸ	11.00	FINIO	Input	0	Pin set as input
			Output	1	Pin set as output
L	RW	PIN11			Pin 11
			Input	0	Pin set as input
			Output	1	Pin set as output
М	RW	PIN12	la a de	0	Pin 12
			Input Output	0 1	Pin set as input Pin set as output
Ν	RW	PIN13	Output	1	Pin 13
			Input	0	Pin set as input
			Output	1	Pin set as output
0	RW	PIN14			Pin 14
			Input	0	Pin set as input
Р		DINIT	Output	1	Pin set as output Pin 15
Р	ĸvv	PIN15	Input	0	Pin set as input
			Output	1	Pin set as output
Q	RW	PIN16			Pin 16
			Input	0	Pin set as input
-			Output	1	Pin set as output
R	RW	PIN17	Input	0	Pin 17 Pin set as input
			Input Output	0 1	Pin set as input Pin set as output
S	RW	PIN18	Juput	-	Pin 18
-		-	Input	0	Pin set as input
			Output	1	Pin set as output
Т	RW	PIN19			Pin 19
			Input	0	Pin set as input
	D\4/	DINI20	Output	1	Pin set as output
U	ĸw	PIN20	Input	0	Pin 20 Pin set as input
			Output	1	Pin set as output
V	RW	PIN21		-	Pin 21
			Input	0	Pin set as input
			Output	1	Pin set as output
W	RW	PIN22			Pin 22
			Input	0	Pin set as input
х	D\\/	DINI22	Output	1	Pin set as output Pin 23
^	RVV	PIN23	Input	0	Pin 23 Pin set as input
			Output	1	Pin set as output
Y	RW	PIN24			Pin 24
			Input	0	Pin set as input
			Output	1	Pin set as output
Z	RW	PIN25			Pin 25
			Input	0	Pin set as input



Bit n Id	umbe	er			4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reset	t				
Id	RW	Field	Value Id	Value	Description
			Output	1	Pin set as output
AA	RW	PIN26			Pin 26
			Input	0	Pin set as input
			Output	1	Pin set as output
AB	RW	PIN27			Pin 27
			Input	0	Pin set as input
			Output	1	Pin set as output
AC	RW	PIN28			Pin 28
			Input	0	Pin set as input
			Output	1	Pin set as output
AD	RW	PIN29			Pin 29
			Input	0	Pin set as input
			Output	1	Pin set as output
AE	RW	PIN30			Pin 30
			Input	0	Pin set as input
			Output	1	Pin set as output
AF	RW	PIN31			Pin 31
			Input	0	Pin set as input
			Output	1	Pin set as output

## Table 81: DIRSET

Note: Read: reads value of DIR register. Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit	numb		set by writing a '1' to the bi		23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Res	et				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
A		PINO			Set as output pin 0
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
В	RW/	PIN1	Set	1	Set as output pin 1
0		1 1141	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
с	RW	PIN2		-	Set as output pin 2
-			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
D	RW	PIN3			Set as output pin 3
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Е	RW	PIN4			Set as output pin 4
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
F	RW	PIN5			Set as output pin 5
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
G	RW	PIN6			Set as output pin 6
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Н	RW	PIN7			Set as output pin 7
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
I.	RW	PIN8			Set as output pin 8
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
J	RW	PIN9			Set as output pin 9
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Κ	RW	PIN10			Set as output pin 10
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
L	RW	PIN11			Set as output pin 11
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
М	RW	PIN12			Set as output pin 12
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			-		



Note: Read: reads value of DIR register. Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit n Id	umbe				23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 4 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW	Field	Value Id	Value	Description
N	D\\/	DINI12	Set	1	Write: writing a '1' sets pin to output
N	RVV	PIN13	Input	0	Set as output pin 13 Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
C	RW	PIN14			Set as output pin 14
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
D	D\\/	PIN15	Set	1	Write: writing a '1' sets pin to output Set as output pin 15
F	L AA	PINTO	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Q	RW	PIN16			Set as output pin 16
			Input	0	Read: pin set as input
			Output	1 1	Read: pin set as output
3	RW	PIN17	Set	1	Write: writing a '1' sets pin to output Set as output pin 17
•			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
S	RW	PIN18			Set as output pin 18
			Input	0	Read: pin set as input
			Output Set	1 1	Read: pin set as output Write: writing a '1' sets pin to output
т	R\//	PIN19	Set	1	Set as output pin 19
•		11115	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
U	RW	PIN20			Set as output pin 20
			Input	0	Read: pin set as input
			Output	1 1	Read: pin set as output
v	RW	PIN21	Set	1	Write: writing a '1' sets pin to output Set as output pin 21
•		1 11421	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
W	RW	PIN22			Set as output pin 22
			Input	0	Read: pin set as input
			Output Set	1 1	Read: pin set as output Write: writing a '1' sets pin to output
х	RW/	PIN23	Set	1	Set as output pin 23
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Y	RW	PIN24		_	Set as output pin 24
			Input	0	Read: pin set as input
			Output Set	1 1	Read: pin set as output Write: writing a '1' sets pin to output
Z	RW	PIN25	Jei	1	Set as output pin 25
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AA	RW	PIN26			Set as output pin 26
			Input	0	Read: pin set as input
			Output Set	1 1	Read: pin set as output Write: writing a '1' sets pin to output
AB	RW	PIN27		-	Set as output pin 27
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AC	RW	PIN28			Set as output pin 28
			Input	0	Read: pin set as input
			Output	1 1	Read: pin set as output Write: writing a '1' sets pin to output
٩D	RW/	PIN29	Set	1	Write: writing a '1' sets pin to output Set as output pin 29
.0			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AE	RW	PIN30			Set as output pin 30
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
٩F	R\//	PIN31	Set	1	Write: writing a '1' sets pin to output Set as output pin 31
-11	1.00		Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output



#### Table 82: DIRCLR

Note: Read: reads value of DIR register. Note: Individual hits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

	numbe	er		31 30 29 28 27 26 25 24	Writing a '0' will have no effect.         23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld		Field	Value Id	Value	Description
A	RVV	PINO	Input	0	Set as input pin 0 Read: pin set as input
			Output	1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
В	RW	PIN1	electi	-	Set as input pin 1
-			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
С	RW	PIN2			Set as input pin 2
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
D	RW	PIN3		•	Set as input pin 3
			Input	0	Read: pin set as input
			Output Clear	1 1	Read: pin set as output
E	D\\/	PIN4	Clear	1	Write: writing a '1' sets pin to input Set as input pin 4
-	11.00	F 11N4	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
F	RW	PIN5			Set as input pin 5
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
G	RW	PIN6		_	Set as input pin 6
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
	D14/	DINZ	Clear	1	Write: writing a '1' sets pin to input
H	RVV	PIN7	Input	0	Set as input pin 7 Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
	RW	PIN8	Cicui	-	Set as input pin 8
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
J	RW	PIN9			Set as input pin 9
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
K	RW	PIN10		•	Set as input pin 10
			Input Output	0 1	Read: pin set as input
			Clear	1	Read: pin set as output Write: writing a '1' sets pin to input
L	RW/	PIN11	Cledi	1	Set as input pin 11
-			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
М	RW	PIN12			Set as input pin 12
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
N	RW	PIN13			Set as input pin 13
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
0	D\A/	DIN14	Clear	1	Write: writing a '1' sets pin to input
0	ĸw	PIN14	Input	0	Set as input pin 14 Read: pin set as input
			Input Output	1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Р	RW	PIN15		-	Set as input pin 15
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Q	RW	PIN16			Set as input pin 16
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
	_		Clear	1	Write: writing a '1' sets pin to input
R	RW	PIN17			Set as input pin 17
n			Input	0	Read: pin set as input
n			Output	1	Read: pin set as output
n				1	Multiple containing and the set of the set o
	D) * /	DINI4.0	Clear	1	Write: writing a '1' sets pin to input
5	RW	PIN18		1	Write: writing a '1' sets pin to input Set as input pin 18 Read: pin set as input



Note: Read: reads value of DIR register. Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

	umbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
d	RW	Field	Value Id	Value	Description
			Clear	1	Write: writing a '1' sets pin to input
Г	RW	PIN19			Set as input pin 19
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
U	RW	PIN20			Set as input pin 20
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
V	RW	PIN21			Set as input pin 21
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
W	RW	PIN22			Set as input pin 22
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Х	RW	PIN23			Set as input pin 23
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Y	RW	PIN24			Set as input pin 24
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Z	RW	PIN25			Set as input pin 25
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AA	RW	PIN26			Set as input pin 26
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AB	RW	PIN27			Set as input pin 27
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AC	RW	PIN28			Set as input pin 28
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AD	RW	PIN29			Set as input pin 29
		-	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AE	RW	PIN30	0.041	-	Set as input pin 30
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AF	R\//	PIN31	cicui	-	Set as input pin 31
AF	n w	FINJI	Input	0	Read: pin set as input
			Input Output	1	
			Clear	1	Read: pin set as output Write: writing a '1' sets pin to input
			Cicai	1	white, whiting a 1 sets pill to input

## Table 83: PIN\_CNF[n]

Bit r Id	numbe	er		31	30 2	29 2	28 2	72	6 2!	5 24	42	3 2	22 2	21 :	20	19	18	3 17 E	' 1( E	51	51	4 1	13 1	12		LO :	98 D	37	6	5	4	3 C	2	1 B	0 4
Rese	et			0	D O	0	0 0	0	0	0	0	0	0 0	) (	0	0	0	0	0	0	C	0	) (	)	, c		0	0	0	0	0	õ		1	
Id	RW	Field	Value Id	Val	ue						D	)es	crip	tio	on																				
А	RW	DIR									1	Pin	dire	ect	ior	n																			
			Input	0							(	Cor	nfigi	ure	e pi	in a	is a	n iı	ηpι	it p	in														
			Output	1							(	Cor	nfigi	ure	e pi	in a	is a	n o	ut	out	pir	۱													
В	RW	INPUT									(	Cor	nne	ct d	or	diso	cor	ine	ct i	npi	ut k	uff	er												
			Connect	0								Cor	nne	ct i	inp	ut	but	ffer																	
			Disconnect	1							- 1	Disc	con	ne	ct i	inp	ut	buf	fer																
С	RW	PULL									1	Pull	l co	nfi	gu	rati	on																		
			Disabled	0							- 1	No	pul	I																					
			Pulldown	1							- 1	Pull	l do	wr	۱٥	n p	in																		
			Pullup	3							- 1	Pull	l up	or	۱p	in																			
D	RW	DRIVE									1	Driv	ve c	on	fig	ura	itic	n																	
			S0S1	0							:	Stai	nda	rd	'0'	', st	an	dar	d '1	.'															
			H0S1	1							- 1	Hig	h dı	rive	e '(	)', s	tai	nda	rd	'1'															
			SOH1	2									nda				~																		
			H0H1	3									h dı				~				."														
			D0S1	4							1	Disc	con	ne	ct '	'0' s	sta	nda	rd	'1'															
			D0H1	5							1	Disc	con	ne	ct '	'0',	hig	gh c	lriv	e ':	1'														



Bit ı Id	numbo	er		31 30 29 28 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 E E D D D C C C B A
Res	et			0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
			SOD1	6	Standard '0'. disconnect '1'
			H0D1	7	High drive '0', disconnect '1'
Е	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level



# 15 GPIO tasks and events (GPIOTE)

## **15.1 Functional description**

The GPIO Tasks and Events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A task can be used in each GPIOTE channel for performing the following write operations to a pin:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- Rising edge
- Falling edge
- Any change

## 15.1.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins; the OUT[n] tasks and the IN[n] events. The tasks can be used for writing to individual pins, and the events can be generated from changes occurring at the inputs of individual pins.

The tasks and events are configured using the CONFIG[n] registers. Every pair of OUT[n] tasks and IN[n] events has one CONFIG[n] register associated with it.

When an OUT[n] task or an IN[n] event has been configured to operate on a pin, the pin can only be written from the GPIOTE module. Attempting to write a pin as a normal GPIO pin will have no effect.

As long as an OUT[n] task or an IN[n] event is configured to control a pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value as specified in the GPIO will therefore be ignored as long as the pin is controlled by GPIOTE. When the GPIOTE is disconnected from a pin, see MODE field in CONFIG[n] register, the associated pin will get the output and configuration values specified in the GPIO module.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

## 15.1.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal. The event will be generated on the rising edge of the DETECT signal. See *GPIO* chapter for more information about the DETECT signal.

This feature is always enabled although the peripheral itself appears to be IDLE, that is, no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON with all peripherals and the CPU idle, that is, lowest power consumption in System ON mode.

## 15.1.3 Task and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field. When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE the pin specified by CONFIG.PSEL will be configured as an output, overriding the setting in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN\_CNF registers in GPIO.



Only one GPIOTE channel can be assigned to one physical pin. Failing to do so may result in unpredictable behavior.

## **15.2 Register Overview**

#### **Table 84: Instances**

Base address	Peripheral	Instance	Description
0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events

#### Table 85: Register Overview

Register	Offset	Description
Tasks		
OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
		CONFIG[0].POLARITY.
OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.
OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
Events		
IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL
IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL
IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL
IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL
PORT	0x17C	Event generated from multiple input pins
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG[0]	0x510	Configuration for OUT[n] task and IN[n] event
CONFIG[1]	0x514	Configuration for OUT[n] task and IN[n] event
CONFIG[2]	0x518	Configuration for OUT[n] task and IN[n] event
CONFIG[3]	0x51C	Configuration for OUT[n] task and IN[n] event

## **15.3 Register Details**

#### Table 86: INTEN

Bit r Id	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 D C B A
Rese	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
А	RW	INO			Enable or disable interrupt on <i>IN[0]</i> event
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	IN1			Enable or disable interrupt on IN[1] event
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	IN2			Enable or disable interrupt on <i>IN</i> [2] event
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	IN3			Enable or disable interrupt on <i>IN[3]</i> event
			Disabled	0	Disable
			Enabled	1	Enable
1	RW	PORT			Enable or disable interrupt on PORT event
			Disabled	0	Disable
			Enabled	1	Enable

#### Table 87: INTENSET

Bit	numb	er		31 3	0 2	9 2	8 27	7 2(	6 25	5 24	1 23	3 22	2 21	20	) 19	9 18	B 1	71	6	15 :	14	13	12	11	10	) 9	8	7	6	5	4	3	2	1	0
Id				1 - I																												D	С	В	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	D (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e						De	esci	ripti	on																					
А	RW	INO									V	Vrit	e '1'	' to	En	abl	e iı	nte	rru	pt	on	IN[	<u>0]</u> e	eve	nt.										
			Enabled	1							Е	nat	ole																						
В	RW	IN1									V	Vrit	e '1'	' to	En	abl	e iı	nte	rru	pt	on	IN[	<b>1]</b> €	eve	nt.										
			Enabled	1							Ε	nab	ole																						
С	RW	IN2									V	Vrit	e '1'	' to	En	abl	e iı	nte	rru	pt	on	IN[	<mark>2]</mark> e	eve	nt.										
			Enabled	1							Ε	nab	ole																						



#### Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit	numb	er		31	30	29 2	28 2	7 26	25	24	23 2	22 2	1 20	) 19	18	17	16	<b>15</b> 1	L4 1	13 1	2 1:	1 10	9	8	7	6	5	4	3	2 :	1 0
Id				1																								1	DO	B	3 A
Res	et			0	0	0 0	) (	0	0	0	0 (	D 0	0	0	0	0	0	0 (	) (	) O	0	0	0	0	0	0	0	0 (	) (	0	0
Id	RW	Field	Value Id	Va	lue						Des	cript	tion																		
D	RW	IN3									Wr	ite ':	l' to	Ena	able	e inte	erru	upt d	on /	N[3]	eve	ent.									
			Enabled	1							Ena	able																			
1	RW	PORT									Wr	ite ':	l' to	Ena	able	e inte	erru	upt o	on 🖡	PORT	ev	ent.									
			Enabled	1							Ena	able																			

#### Table 88: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note. Write o has no e	need. when read this real.	NCI V	viii i c	. cui	ii u	IC V	anuc	017		214																						
Bit ı Id	numb	er		3	1 30	29	28	27	26 2	25 2	24 :	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	-	_	1 B /	-
Res	et			0	0	0	0	0	0 0	0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			0 (	
Id	RW	Field	Value Id	v	alue						1	Des	scri	ptic	on																			
A	RW	INO	Disabled	1								Wr Dis		'1' le	to	Cle	ar i	nte	rru	pt o	n /	N[C	<b>]</b> e	ven	t.									
В	RW	IN1	Disabled	1									rite sab	'1' le	to	Clea	ar i	nte	rru	pt c	on I	N[1	] e	ven	t.									
С	RW	IN2	Disabled	1								Wr Dis		'1' le	to	Clei	ar i	nte	rru	pt o	n /	N[2	<b>]</b> e	ven	t.									
D	RW	IN3	Disabled	1								Wr Dis		'1' le	to	Clea	ar i	nte	rru	pt o	n I	N[3	] e	ven	t.									
I	RW	PORT	Disabled	1								Wr Dis		'1' le	to	Clea	ar i	nte	rru	pt c	on I	POR	T e	ver	nt.									

## Table 89: CONFIG[n]

Bit number   31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15     Id   D   C     Reset   0	B B B B B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset       0 <th></th>	
Id RW Field Value Id Value Description	
Disabled 0 Disabled. Pin specified by PSE	EL will not be acquired by the
Event 1 Event mode	
	be configured as an input and the I if operation specified in POLARITY
Task 3 Task mode	
triggering the OUT[n] task wi	be configured as an output and Il perform the operation specified
by POLARITY on the pin. Whe module will acquire the pin a	en enabled as a task the GPIOTE ind the pin can no longer be
written as a regular output pi	
B RW PSEL [031] Pin number associated with C	DUT[n] task and IN[n] event
	on to be performed on output d. When In event mode: Operation
	from OUT[n] task. Event mode: no
	[n] task. Event mode: Generate
	UT[n] task. Event mode: Generate
	DUT[n]. Event mode: Generate
D RW OUTINIT When in task mode: Initial va	
Low 0 Task mode: Initial value of pin	
· · · ·	n before task triggering is high


# **16 Programmable Peripheral Interconnect (PPI)**



m: number of channel groups

#### Figure 16: PPI block diagram

# **16.1 Functional description**

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events and without having to use the CPU.

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of two end-point registers, the Event End-Point (EEP) and the Task End-Point (TEP). A peripheral task is connected to a Task End-Point using the address of the task register associated with the task. Similarly, a peripheral event is connected to an Event End-Point using the address of the event register associated with the event.

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks. Prior to these tasks being triggered, the PPI channel group must be configured to define which PPI channels belongs to which groups.

PPI tasks (for example, CHG0EN) can be triggered through the PPI like any other task, which means they can be hooked up to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.



# 16.1.1 Pre-programmed channels

As illustrated in *Table 90: Pre-programmed channels* on page 74 some of the PPI's channels are preprogrammed. These channels cannot be configured by the CPU, but can be added to groups and enabled/ disabled like the general purpose PPI channels.

#### Table 90: Pre-programmed channels

Channel	EEP	TEP
20	TIMER0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMER0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMER0->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_START

# **16.2 Register Overview**

#### Table 91: Instances

Base address	Peripheral	Instance	Description
0x4001F000	PPI	PPI	Programmable Peripheral Interconnect

#### Table 92: Register Overview

Register	Offset	Description
Tasks		
CHG[0].EN	0x000	Enable channel group 0
CHG[0].DIS	0x004	Disable channel group 0
CHG[1].EN	0x008	Enable channel group 1
CHG[1].DIS	0x00C	Disable channel group 1
CHG[2].EN	0x010	Enable channel group 2
CHG[2].DIS	0x014	Disable channel group 2
CHG[3].EN	0x018	Enable channel group 3
CHG[3].DIS	0x01C	Disable channel group 3
Registers		
CHEN	0x500	Channel enable register
CHENSET	0x504	Channel enable set register
CHENCLR	0x508	Channel enable clear register
CH[0].EEP	0x510	Channel 0 event end-point
CH[0].TEP	0x514	Channel 0 task end-point
CH[1].EEP	0x518	Channel 1 event end-point
CH[1].TEP	0x51C	Channel 1 task end-point
CH[2].EEP	0x520	Channel 2 event end-point
CH[2].TEP	0x524	Channel 2 task end-point
CH[3].EEP	0x528	Channel 3 event end-point
CH[3].TEP	0x52C	Channel 3 task end-point
CH[4].EEP	0x530	Channel 4 event end-point
CH[4].TEP	0x534	Channel 4 task end-point
CH[5].EEP	0x538	Channel 5 event end-point
CH[5].TEP	0x53C	Channel 5 task end-point
CH[6].EEP	0x540	Channel 6 event end-point
CH[6].TEP	0x544	Channel 6 task end-point
CH[7].EEP	0x548	Channel 7 event end-point
CH[7].TEP	0x54C	Channel 7 task end-point
CH[8].EEP	0x550	Channel 8 event end-point
CH[8].TEP	0x554	Channel 8 task end-point
CH[9].EEP	0x558	Channel 9 event end-point
CH[9].TEP	0x55C	Channel 9 task end-point
CH[10].EEP	0x560	Channel 10 event end-point
CH[10].TEP	0x564	Channel 10 task end-point
CH[11].EEP	0x568	Channel 11 event end-point
CH[11].TEP	0x56C	Channel 11 task end-point
CH[12].EEP	0x570	Channel 12 event end-point
CH[12].TEP	0x574	Channel 12 task end-point
CH[13].EEP	0x578	Channel 13 event end-point
CH[13].TEP	0x57C	Channel 13 task end-point
CH[14].EEP	0x580	Channel 14 event end-point
CH[14].TEP	0x584	Channel 14 task end-point
CH[15].EEP	0x588	Channel 15 event end-point
CH[15].TEP	0x58C	Channel 15 task end-point



Register	Offset	Description
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3

# 16.3 Register Details

# Table 93: CHEN

	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id Rese	et			AF AE AC AC AB AA Z Y 0 0 0 0 0 0 0 0 0	X W V U P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
A	RW	СНО	Disabled	0	Enable or disable channel 0 Disable channel
В	RW	CH1	Enabled	1	Enable channel Enable or disable channel 1 Disable schannel
с	D\A/	CH2	Disabled Enabled	1	Disable channel Enable channel Enable or disable channel 2
C	n vv	Ch2	Disabled Enabled	0 1	Disable channel Enable channel
D	RW	CH3	Disabled	0	Enable or disable channel 3 Disable channel
E	RW	CH4	Enabled	1	Enable channel Enable or disable channel 4
-		CUE	Disabled Enabled	1	Disable channel Enable channel Enable a disable a channel
F	ĸw	CH5	Disabled Enabled	0 1	Enable or disable channel 5 Disable channel Enable channel
G	RW	CH6	Disabled	0	Enable or disable channel 6 Disable channel
н	RW	CH7	Enabled	1	Enable or disable channel 7
	D\A/	CU.8	Disabled Enabled	0 1	Disable channel Enable channel
I	RW	CH8	Disabled Enabled	0 1	Enable or disable channel 8 Disable channel Enable channel
J	RW	СН9	Disabled	0	Enable or disable channel 9 Disable channel
к	RW	СН10	Enabled	1	Enable channel Enable or disable channel 10 Disable schannel
L	D\\/	CH11	Disabled Enabled	1	Disable channel Enable channel Enable or disable channel 11
L	n vv	CHII	Disabled Enabled	0 1	Disable channel Enable channel
М	RW	CH12	Disabled	0	Enable or disable channel 12 Disable channel
N	RW	CH13	Enabled	1	Enable channel Enable or disable channel 13
			Disabled Enabled	0 1	Disable channel Enable channel
0	RW	CH14	Disabled Enabled	0 1	Enable or disable channel 14 Disable channel Enable channel
Ρ	RW	CH15	Disabled Enabled	0	Enable or disable channel 15 Disable channel Enable channel
U	RW	CH20	Disabled	0	Enable or disable channel 20 Disable channel
۷	RW	CH21	Enabled Disabled	1	Enable channel Enable or disable channel 21 Disable channel
w	RW	CH22	Enabled	1	Enable channel Enable or disable channel 22
			Disabled Enabled	0 1	Disable channel Enable channel
Х	RW	CH23	Disabled Enabled	0	Enable or disable channel 23 Disable channel Enable channel
Y	RW	CH24	Disabled	0	Enable or disable channel 24 Disable channel
Z	R\\/	CH25	Enabled	1	Enable channel Enable or disable channel 25
2	ινν	CHEJ	Disabled Enabled	0 1	Disable channel Enable channel Enable channel



Bit r	numb	er		3	1 30	29 2	8 27	26 2	25 24	1 23	22 2	1 20	19 :	18 1	71	6 15	5 14	13	12 1	1 10	9	8	7	65	4	3	2 1	L 0
Id				Α	FAE	AC A	C AB	AA Z	Y	Х	w v	U				Ρ	0	NI	ΜL	к	J	L I	не	i F	Е	D	СВ	A
Rese	et			0	0	0 0	0	0 0	0 (	0	0 0	0	0 (	0 0	0 (	0	0	0 (	0 0	0	0	0 (	0 0	0 (	0	0	0 0	0
Id	RW	Field	Value Id	V	alue					Des	script	ion																
AA	RW	CH26								En	able	or di	isabl	e ch	ann	el 2	6											
			Disabled	0						Dis	able	cha	nnel															
			Enabled	1						En	able	char	nnel															
AB	RW	CH27								En	able	or di	isabl	e ch	ann	el 2	7											
			Disabled	0						Dis	able	cha	nnel															
			Enabled	1						En	able	char	nnel															
AC	RW	CH28								En	able	or di	isabl	e ch	ann	el 2	8											
			Disabled	0						Dis	able	cha	nnel															
			Enabled	1							able																	
AD	RW	CH29								En	able	or di	isabl	e ch	ann	el 2	9											
			Disabled	0						Dis	able	cha	nnel															
			Enabled	1						En	able	char	nnel															
AE	RW	CH30								En	able	or di	isabl	e ch	ann	el 3	0											
			Disabled	0						Dis	able	cha	nnel															
			Enabled	1						En	able	char	nnel															
AF	RW	CH31								En	able	or di	isabl	e ch	ann	el 3	1											
			Disabled	0						Dis	able	cha	nnel															
			Enabled	1						En	able	char	nnel															

#### Table 94: CHENSET

Note: Read: reads value of CH{i} field in CHEN register. Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit r	numbe	er		31 30 29 28 27 26 25 24	all be set. Writing a '0' will have no effect.       9 28 27 26 25 24 23 22 120 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3         10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														2	1	
Id				AF AE AC AC AB AA Z Y															С	В	
Rese	et			0 0 0 0 0 0 0 0															0	0	
Id	RW	Field	Value Id	Value	Descript	ion															
A	RW	CH0			Write '1	': Ena	able	chan	nel C	). Wi	ite	'0': r	no ef	fec	t						
			Disabled	0	Read: cl	nanne	el dis	able	d												
			Enabled	1	Read: cl	nanne	el en	able	b												
			Set	1	Write: E	nable	e cha	nnel													
В	RW	CH1			Description         Write '1': Enable channel 0. Write '0': no effect         Read: channel disabled         Read: channel enabled         Write '1': Enable channel 1. Write '0': no effect         Read: channel disabled         Read: channel enabled         Write '1': Enable channel 1. Write '0': no effect         Read: channel enabled         Write: '1': Enable channel 2. Write '0': no effect         Read: channel disabled         Read: channel disabled         Read: channel disabled         Read: channel disabled         Read: channel anabled         Write '1': Enable channel 3. Write '0': no effect         Read: channel disabled         Read: channel disabled         Read: channel disabled         Read: channel disabled         Read: channel anabled         Write '1': Enable channel 4. Write '0': no effect         Read: channel enabled         Write '1': Enable channel 5. Write '0': no effect         Read: channel disabled         Read: channel enabled         Write '1': Enable channel 5. Write '0': no effect         Read: channel disabled         Read: channel enabled         Write '1': Enable channel 6. Write '0': no effect         Read: channel enabled         Write '1': Enable channe																
			Disabled	0	Read: cl	nanne	el dis	able	d												
			Enabled	1	0         0																
			Set	1																	
с	RW	CH2								2. WI	ite	'0': r	no ef	fec	t						
-			Disabled	0											•						
			Enabled	1																	
			Set	1																	
D	R\//	CH3	Set	-						2 \//	ito	'∩'· r	no ef	for	F						
U	1	ens	Disabled	0							nc	0.1	10 01	icc	L						
			Enabled	1																	
			Set	1																	
E	D\//	CH4	Set	1						1 \A/.	ito	· . יחי		for							
E	L AA	CH4	Disabled	0						+. vvi	ne	0.1	io ei	iec	L						
				1																	
			Enabled																		
-	D14/		Set	1							•••			· ·							
F	RW	CH5								5. WI	ite	'0': r	no et	tec	t						
			Disabled	0																	
			Enabled	1																	
			Set	1	28       27       26       25       24       23       22       21       20       19       18       17       16       15       14       13       12       11       10       9       8       7       6       5       4       3         XC AB AAZ       Y       X       W       U       P       O       N       M L       K       J       I       H       G       F       E       D         D       0																
G	RW	CH6																			
			Disabled	0																	
			Enabled	1																	
			Set	1																	
н	RW	CH7			Write '1	': Ena	able	chan	nel 7	7. WI	ite	'0': r	no ef	fec	t						
			Disabled	0	Read: cl	nanne	el dis	able	d												
			Enabled	1	Read: cl	nanne	el en	able	k												
			Set	1	Write: E	nable	e cha	nnel													
I .	RW	CH8			Write '1	': Ena	able	chan	nel 8	3. Wi	ite	'0': r	no ef	fec	t						
			Disabled	0	Read: cl	nanne	el dis	able	d												
			Enabled	1	Read: cl	nanne	el en	able	t												
			Set	1	Write: E	nable	e cha	nnel													
J	RW	CH9			Write '1	': Ena	able	chan	nel 9	). Wi	ite	'0': r	no ef	fec	t						
			Disabled	0	Read: cl	nanne	el dis	able	d												
			Enabled	1	Read: cl	nanne	el en	able	t												
			Set	1	Write: E	nable	e cha	nnel													
к	RW	CH10			Write '1					lo. v	/rite	e '0':	noe	effe	ct						
			Disabled	0	Read: cl																
			Enabled	1	Read: cl																
			Set	1	Write: E																
L	RW/	CH11		-	Write '1					1.1	/rite	יטי י	no	offe	ct						
-		0111	Disabled	0	Read: cl					. 1. V		. 0.	100	e							
			Enabled	1	Read: cl																
			Set	1	Write: E																
	D) 4/	CU12	361	1							1	101			<b>c</b> +						
М	кw	CH12	Disabled	0	Write '1					LZ. V	rite	: 01	n0 (	erre	CT						
			Disabled	0	Read: cl																
			Enabled	1	Read: cl	anne	el en	aple	L												
			Set		Write: E																



# Note: Read: reads value of CH{i} field in CHEN register. Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect. anumber 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

Bit n Id Rese	umbe et			AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		Field	Value Id	Value	Description
N		CH13	Disabled Enabled Set	0 1 1	Write '1': Enable channel 13. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
0	RW	CH14	Disabled Enabled Set	0 1 1	Write '1': Enable channel 14. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
Ρ	RW	CH15	Disabled Enabled Set	0 1 1	Write '1': Enable channel 15. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
U	RW	CH20	Disabled Enabled Set	0 1 1	Write '1': Enable channel 20. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
V	RW	CH21	Disabled Enabled Set	0 1 1 1	Write '1': Enable channel 21. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
W	RW	CH22	Disabled Enabled Set	0 1 1	Write '1': Enable channel 22. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
Х	RW	CH23	Disabled Enabled Set	0 1 1	Write '1': Enable channel 23. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
Y	RW	CH24	Disabled Enabled Set	0 1 1	Write '1': Enable channel 24. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
Z	RW	CH25	Disabled Enabled Set	0 1 1	Write '1': Enable channel 25. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
AA	RW	CH26	Disabled Enabled Set	0 1 1	Write '1': Enable channel 26. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
AB	RW	CH27	Disabled Enabled Set	0 1 1	Write '1': Enable channel 27. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
AC	RW	CH28	Disabled Enabled Set	0 1 1	Write '1': Enable channel 28. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
AD	RW	CH29	Disabled Enabled Set	0 1 1	Write '1': Enable channel 29. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
AE	RW	СН30	Disabled Enabled Set	0 1 1 1	Write '1': Enable channel 30. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel
AF	RW	CH31	Disabled Enabled Set	0 1 1	Write '1': Enable channel 31. Write '0': no effect Read: channel disabled Read: channel enabled Write: Enable channel

#### Table 95: CHENCLR

Note: Read: reads value of CH{i} field in CHEN register.

		Note: Individual bits are	cleared by writing a '1' to th	be c	lear	ed.	Wr	itin	gа	'0'	will	hav	ve r	10 6	ffe	ct.																	
Bit	numbe	er		31 30	29	28 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				AF AE	AC .	AC A	B AA	Z	Υ	Х	w	V	U					Р	0	Ν	м	L	К	J	τ.	н	G	F	E	D	С	В	١
Res	et			00	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)
Id	RW	Field	Value Id	Value		De	scri	ptic	on																								
А	RW	CH0								W	rite	'1':	Di	sabl	e c	har	nne	I 0.	W	ite	'0':	no	eff	ect									
			Disabled	0						Re	ad:	cha	ann	el d	lisa	ble	d																
			Enabled	1						Re	ad:	cha	ann	el e	na	ble	b																
			Clear	1						W	rite	: dis	sab	le c	har	nne	I																
В	RW	CH1								W	rite	'1':	Di	sabl	le c	har	nne	1.	W	ite	'0':	no	eff	ect									
			Disabled	0						Re	ad:	cha	ann	el d	lisa	ble	d																
			Enabled	1						Re	ad:	cha	ann	el e	na	ble	t																
			Clear	1						W	rite	: dis	sab	le c	har	nne	I																



Note: Read: reads value of CH{i} field in CHEN register. Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

Bit n Id	umbe	er		31 30 29 28 27 26 25 24 AF AE AE AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U P O N M L K J I H G F E D C B A
Rese	t				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
С	RW	CH2	Disabled	0	Write '1': Disable channel 2. Write '0': no effect Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
C	RW	CH3			Write '1': Disable channel 3. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
E	RW	CH4			Write '1': Disable channel 4. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
=	RW	CH5			Write '1': Disable channel 5. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1	Read: channel enabled Write: disable channel
3	RW	CH6	Clear	1	Write '1': Disable channel 6. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
4	R\//	CH7	Clear	1	Write: disable channel Write '1': Disable channel 7. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
	D\A/	CH8	Clear	1	Write disable channel
	ĸw	CH8	Disabled	0	Write '1': Disable channel 8. Write '0': no effect Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
	RW	CH9	Disabled	0	Write '1': Disable channel 9. Write '0': no effect Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
<	RW	CH10			Write '1': Disable channel 10. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
-	RW	CH11			Write '1': Disable channel 11. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
М	RW	CH12		-	Write '1': Disable channel 12. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1 1	Read: channel enabled
N	RW	CH13	Clear	1	Write: disable channel Write '1': Disable channel 13. Write '0': no effect
-			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
C	D\\/	CH14	Clear	1	Write: disable channel Write '1': Disable channel 14. Write '0': no effect
5	11.00	CI114	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
,	DW	CUIT	Clear	1	Write: disable channel
)	КŴ	CH15	Disabled	0	Write '1': Disable channel 15. Write '0': no effect Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
J	RW	CH20	Disabled	0	Write '1': Disable channel 20. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
/	RW	CH21			Write '1': Disable channel 21. Write '0': no effect
			Disabled	0 1	Read: channel disabled Read: channel enabled
			Enabled Clear	1	Write: disable channel
N	RW	CH22			Write '1': Disable channel 22. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
(	RW	CH23	Ciedi	1	Write: disable channel Write '1': Disable channel 23. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
,	R\//	CH24	Clear	1	Write: disable channel Write '1': Disable channel 24. Write '0': no effect
Y	n VV	01124	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
		01125	Clear	1	Write: disable channel
2	RW	CH25	Disabled	0	Write '1': Disable channel 25. Write '0': no effect Read: channel disabled
			Disabica	v	neua, channer albabieu



Note: Read: reads value of CH{i} field in CHEN register. Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

	numb	er		31 30 29 28 27	26 2	5 24	23 22	21 20	0 19 1	18 1	7 16	5 15	5 14	13	12	11	10	9	8	7	6	5 4	43	2	1	0
Id				AF AE AC AC AE	AA Z	Y	x w	νυ				Ρ	0	Ν	М	L	К	J	ι.	н	G	FE	D	С	В	Α
Res	et			0 0 0 0 0	0 0	0	00	0 0	0 0	0 0	0 (	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0
Id	RW	Field	Value Id	Value			Descri	otion	1																	
			Enabled	1			Read:	chan	nel er	nab	led															
			Clear	1			Write	disa	ble ch	nanr	nel															
AA	RW	CH26					Write	'1': C	Disable	e ch	ann	el 2	6. V	Vrit	e '0	': no	o ef	fec	t							
			Disabled	0			Read:	chan	nel di	isab	led															
			Enabled	1			Read:	chan	nel er	nab	led															
			Clear	1			Write																			
AB	RW	CH27					Write	'1': C	Disable	e ch	ann	el 2	7. V	Vrit	e '0	': no	o ef	fec	t							
			Disabled	0			Read:																			
			Enabled	1			Read:	chan	nel er	nab	led															
			Clear	1			Write																			
AC	RW	CH28					Write					el 2	8. V	Vrit	e '0	': no	o ef	fec	t							
			Disabled	0			Read:																			
			Enabled	1			Read:																			
			Clear	1			Write																			
AD	RW	CH29					Write					el 29	9. V	Vrit	e '0	': no	o ef	fec	t							
			Disabled	0			Read:																			
			Enabled	1			Read:																			
			Clear	1			Write																			
AE	RW	CH30					Write					el 30	0. V	Vrit	e '0	': no	o ef	fec	t							
			Disabled	0			Read:																			
			Enabled	1			Read:																			
			Clear	1			Write																			
AF	RW	CH31					Write					el 3:	1. V	Vrit	e '0	': no	o ef	fec	t							
			Disabled	0			Read:																			
			Enabled	1			Read:																			
			Clear	1			Write	disa	ble ch	nanr	nel															

#### Table 96: CH[m].EEP

Bit r	umbe	er		31 30	29 28	B 27	7 26	25	24	23	22 2	21 2	20 19	9 18	<b>3 17</b>	' 16	15	14	13	12	11	10	9	8	7	6	54	13	2	1	0
Id				ΑΑ	A A	Α	Α	Α	Α	Α	A	A /	A A	Α	Α	Α	Α	Α	Α.	Α	A	Α	Α	A	Α.	A /	A A	A	Α	Α	Α
Rese	et			0 0	0 0	0	0	0	0	0	0 (	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	) (	) (	0	0	0	0
Id	RW	Field	Value Id	Value						Des	scrip	otio	n																		
А	RW	EEP								Ро	inte	r to	eve	nt r	egis	ster	. Ac	сер	ts o	nly	ado	dre	sse	s to	reg	iste	rs				
										fro	m t	he l	Even	t gr	oup	).															

### Table 97: CH[m].TEP

Bit r	numb	er		31	L 30	) 2	9 28	B 2	72	6 2	25 2	24 2	23	22 2	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	A	A	A	<b>۱</b>	4 ۵	Α.	A	4	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	) (	) (	)	0 (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue	9						1	Des	crip	otic	on																				
A	RW	TEP												inte m t				~		r. A	CCE	epts	s or	nly a	adc	lres	ses	to	regi	ste	rs					

# Table 98: CHG[n]

<b></b>										~~							4.0		~ ~		-	~		•	•	
	numb	er		31 30 2							19 1	8 1	./ 10	5 15			12	11 1	.09	8		6	54	3	2	1 0
Id				AF AE A										Р	0	Ν	M	LK	J		н	GF	E	D		3 A
Rese				0 0 0	000	00	0	0 0			0 0	) (	0	0	0	0	0	0 0	0	0	0	0 0	0	0	0 0	0 0
Id		Field	Value Id	Value					cripti																	
А	RW	CH0							ude o	or e	xcluc	de c	han	nel	0											
			Excluded	0				Exc	lude																	
			Included	1				Incl	ude																	
В	RW	CH1						Incl	ude o	or e	xcluc	de c	han	nel	1											
			Excluded	0				Exc	lude																	
			Included	1				Incl	ude																	
С	RW	CH2						Incl	ude d	or e	xcluc	de c	han	nel	2											
			Excluded	0				Exc	lude																	
			Included	1				Incl	ude																	
D	RW	CH3						Incl	ude o	or e	xcluc	de c	han	nel	3											
			Excluded	0				Exc	lude																	
			Included	1				Incl	ude																	
E	RW	CH4						Incl	ude d	or e	xcluc	de c	han	nel	4											
			Excluded	0				Exc	lude																	
			Included	1				Incl	ude																	
F	RW	CH5						Incl	ude o	or e	xcluc	de c	han	nel	5											
			Excluded	0				Exc	lude																	
			Included	1				Incl	ude																	
G	RW	CH6						Incl	ude o	or e	xcluc	de c	han	nel	6											
			Excluded	0				Exc	lude																	
			Included	1				Incl																		
н	RW	CH7						Incl	ude d	or e	xcluc	de c	han	nel	7											
			Excluded	0				Exc	lude																	
			Included	1					ude																	



Bit i Id	numb	er		31 30 29 28 27 26 25 24 AF AE AE AC AB AA Z Y	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U P O N M L K J I H G F E D C B A
Res				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld		Field	Value Id	Value	Description
I	RW	CH8			Include or exclude channel 8
			Excluded	0	Exclude
		CH9	Included	1	Include Include or exclude channel 9
J	RVV	CH9	Excluded	0	Exclude
			Included	1	Include
к	RW/	CH10	included	1	Include or exclude channel 10
i.		chio	Excluded	0	Exclude
			Included	1	Include
L	RW	CH11			Include or exclude channel 11
			Excluded	0	Exclude
			Included	1	Include
М	RW	CH12			Include or exclude channel 12
			Excluded	0	Exclude
			Included	1	Include
Ν	RW	CH13		_	Include or exclude channel 13
			Excluded	0	Exclude
~	DIA	CU11.4	Included	1	Include
0	RW	CH14	Evoluted	0	Include or exclude channel 14 Exclude
			Excluded Included	1	Include
Р	R\//	CH15	Included	1	Include or exclude channel 15
	1	CHIS	Excluded	0	Exclude
			Included	1	Include
U	RW	CH20	moladea	-	Include or exclude channel 20
-			Excluded	0	Exclude
			Included	1	Include
V	RW	CH21			Include or exclude channel 21
			Excluded	0	Exclude
			Included	1	Include
W	RW	CH22			Include or exclude channel 22
			Excluded	0	Exclude
v	-	01122	Included	1	Include
х	RW	CH23	Evoluted	0	Include or exclude channel 23
			Excluded Included	0 1	Exclude Include
Y	R\//	CH24	Included	1	Include or exclude channel 24
	1	01124	Excluded	0	Exclude
			Included	1	Include
Z	RW	CH25		-	Include or exclude channel 25
			Excluded	0	Exclude
			Included	1	Include
AA	RW	CH26			Include or exclude channel 26
			Excluded	0	Exclude
			Included	1	Include
AB	RW	CH27			Include or exclude channel 27
			Excluded	0	Exclude
		01120	Included	1	Include
AC	кW	CH28	Evoluted	0	Include or exclude channel 28
			Excluded Included	0 1	Exclude Include
AD	R\//	CH29	meluueu	1	Include or exclude channel 29
70		01123	Excluded	0	Exclude
			Included	1	Include
AE	RW	CH30		-	Include or exclude channel 30
-			Excluded	0	Exclude
			Included	1	Include
AF	RW	CH31			Include or exclude channel 31
			Excluded	0	Exclude
			Included	1	Include



# 17 2.4 GHz Radio (RADIO)

The RADIO contains a 2.4 GHz radio receiver and a 2.4 GHz radio transmitter that is compatible with Nordic's proprietary 250 kbps, 1 Mbps and 2 Mbps radio modes in addition to 1 Mbps Bluetooth Low Energy mode.

The RADIO implements EasyDMA. EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, makes it very easy to configure and use the RADIO. See *Figure 17: RADIO block diagram* on page 81 for more information.



#### Figure 17: RADIO block diagram

The RADIO includes a Device Address Match unit and an interframe spacing control unit that can be utilized to simplify address white listing and interframe spacing respectively, in *Bluetooth* low energy and similar applications.

The RADIO also includes a Received Signal Strength Indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

# **17.1 Functional description**

# 17.1.1 EasyDMA

The RADIO implements EasyDMA for reading and writing of data packets from and to the RAM without CPU involvement.

As illustrated in *Figure 17: RADIO block diagram* on page 81, the RADIO's EasyDMA utilizes the same PACKETPTR pointer for receiving packets and transmitting packets. The CPU should reconfigure this pointer every time before the RADIO is started via the START task.

The MAXLEN field in the PCNF1 register configures the maximum packet payload size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the packet payload length defined by PCNF1.STATLEN and the LENGTH field in the packet specifies a packet larger than MAXLEN, the payload will be truncated at MAXLEN.

If the payload length is specified larger than MAXLEN, the RADIO will still transmit or receive in the same way as before except the payload is now truncated to MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to MAXLEN.



If the PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the DISABLED event is generated.

# 17.1.2 Packet configuration

A Radio packet contains the following fields: PREAMBLE, ADDRESS, LENGTH, S0, S1, PAYLOAD and CRC as illustrated in *Figure 18: On-air packet layout* on page 82. The Radio sends the different fields in the packet in the order they are illustrated below, from left to right. The preamble will be sent least significant bit first on-air.

0x55 1 0 1 0 1 0 1 0 0xAA <u>01101101101101</u>										
	BA	SE		S0	LENGTH	S1		PAYLOAD	HS CF	RC
	LSByte		1				LSByte		 MSByte	
		ADDRESS								

#### Figure 18: On-air packet layout

For all modes that can be specified in the MODE register, the PREAMBLE is always one byte long. If the first bit of the ADDRESS is 0 the preamble will be set to 0xAA otherwise the PREAMBLE will be set to 0x55.

Radio packets are stored in memory inside instances of a radio packet data structure as illustrated in *Figure 19: In-RAM representation of radio packet, S0, LENGTH and S1 are optional* on page 82. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure.



#### Figure 19: In-RAM representation of radio packet, S0, LENGTH and S1 are optional

The byte ordering on air is always Least Significant Byte First for the ADDRESS and PAYLOAD fields and Most Significant Byte First for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first on-air. The CRC field is always transmitted and received Most Significant Bit first. The bitendian, i.e. which order the bits are sent and received in, of the S0, LENGTH, S1 and PAYLOAD fields can be configured via the ENDIAN in PCNF1.

The sizes, in number of bits, of the S0, LENGTH and S1 fields can be individually configured via S0S, LS and S1S in PCNF0 respectively. If any of these fields are configured to be less than 8 bit long the, the least significant bits of the fields, as seen from the RAM representation, are used.

If S0, LENGTH or S1 are specified with zero length their fields will be omitted in memory, otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

#### 17.1.3 Maximum packet length

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1 and PAYLOAD cannot exceed 254 bytes.

#### 17.1.4 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field, see *Table 99: Definition of logical addresses* on page 83. The size of the base address field is configurable via BALEN in PCNF1. The base address is truncated from LSByte if the BALEN is less than 4.

The on-air addresses are defined in the BASEn and PREFIXn registers, and it is only when writing these registers the user will have to relate to actual on-air addresses. For other radio address registers such as the



TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in *Table 99: Definition of logical addresses* on page 83.

#### Table 99: Definition of logical addresses

Logical address	Base address	Prefix byte
0	BASEO	PREFIX0.AP0
1	BASE1	PREFIX0.AP1
2	BASE1	PREFIX0.AP2
3	BASE1	PREFIX0.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

# 17.1.5 Received Signal Strength Indicator (RSSI)

The radio implements a mechanism for measuring the power in the received radio signal. This feature is called Received Signal Strength Indicator (RSSI).

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI<sub>PERIOD</sub>, see the device product specification for details. The RSSI sample will hold the average received signal strength during this sample period.

For the RSSI sample to be valid the radio has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

# 17.1.6 Data whitening

The RADIO is able to do packet whitening and de-whitening, see WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received, i.e. radio packets located in RAM will not be whitened.

The whitening word is generated using polynomial  $g(D) = D^7 + D^4 + 1$ , which then is XORed with the data packet that is to be whitened, or de-whitened, see *Figure 20: Data whitening and de-whitening* on page 83.



#### Figure 20: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet, except for the preamble, and the address field.

The linear feedback shift register, illustrated in *Figure 20: Data whitening and de-whitening* on page 83 can be initialised via the DATAWHITEIV register.



# 17.1.7 CRC

The CRC generator in the RADIO calculates the CRC over the whole packet excluding the preamble. If desirable the address field can be excluded from the CRC calculation as well, see CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in *Figure 21: CRC generation of an n bit CRC* on page 84 where bit 0 in the CRCPOLY register corresponds to  $X^0$  and bit 1 corresponds to  $X^1$  etc. See CRCPOLY for more information.



#### Figure 21: CRC generation of an n bit CRC

As illustrated in *Figure 21: CRC generation of an n bit CRC* on page 84, the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches  $b_0$  through  $b_n$  will be initialized with a predefined value specified in the CRCINIT register. When the whole packet is clocked through the CRC generator, latches  $b_0$  through  $b_n$  will be used by the CRC generator, latches  $b_0$  through  $b_n$  will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception but it is not available to be read by the CPU at any time. A received CRC can however be read by the CPU via the RXCRC register independent of whether or not it has passed the CRC check.

The length (n) of the CRC is configurable, see CRCCNF for more information.

The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

# 17.1.8 Radio states

The RADIO can enter the following states as described in *Table 100: RADIO state diagram* on page 84 below. An overview state diagram for the RADIO is illustrated in *Figure 22: Radio states* on page 85. This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state, if a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behaviour. As illustrated in *Figure 22: Radio states* on page 85, the PAYLOAD event is always generated even if the payload is zero.

#### Table 100: RADIO state diagram

State	Description
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum
RXRU	The radio is ramping up and preparing for reception
RXIDLE	The radio is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	The radio is ramping up and preparing for transmission
TXIDLE	The radio is ready for transmission to start
ТХ	The radio is transmitting a packet
RXDISABLE	The radio is disabling the receiver
TXDISABLE	The radio is disabling the transmitter





#### Figure 22: Radio states

### 17.1.9 Maximum consecutive transmission time

Maximum consecutive transmission time is defined as the longest time the RADIO can be active transmitting before it has to be disabled, i.e. the longest possible time between READY event and DISABLE task.

Maximum consecutive transmission time for the RADIO is 1 ms running of a 60 ppm crystal and 16 ms running of a 30 ppm crystal.

### 17.1.10 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode, see TXRU in *Figure 22: Radio states* on page 85 and *Figure 23: Transmit sequence* on page 86 etc. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiate. A packet transmission is initiated by triggering the START task. As illustrated in *Figure 22: Radio states* on page 85 the START task can first be triggered after the RADIO has entered into the TXIDLE state.

*Figure 23: Transmit sequence* on page 86 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in *Figure 23: Transmit sequence* on page 86 the RADIO will by default transmit '1's between READY and START, and between END and DISABLED.





#### Figure 23: Transmit sequence

A slightly modified version of the transmit sequence from *Figure 23: Transmit sequence* on page 86 is illustrated in *Figure 24: Transmit sequence using shortcuts to avoid delays* on page 86 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.



#### Figure 24: Transmit sequence using shortcuts to avoid delays

The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in *Figure 25: Transmission of multiple packets* on page 87.





#### Figure 25: Transmission of multiple packets

# 17.1.11 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp-up in RX mode, see RXRU in *Figure 22: Radio states* on page 85 and *Figure 26: Receive sequence* on page 87 etc. An RXRU ramp-up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in *Figure 22: Radio states* on page 85 the START task can, first be triggered after the RADIO has entered into the RXIDLE state.

*Figure 26: Receive sequence* on page 87 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay, caused by CPU execution, is expected between READY and START, and between END and DISABLE. As illustrated *Figure 26: Receive sequence* on page 87 the RADIO will be listening and possibly receiving undefined data, illustrated with an 'X', from START and until a packet with valid preamble (P) is received.



#### Figure 26: Receive sequence

A slightly modified version of the receive sequence from *Figure 26: Receive sequence* on page 87 is illustrated in *Figure 27: Receive sequence using shortcuts to avoid delays* on page 88 where the the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.





#### Figure 27: Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated *Figure 28: Reception of multiple packets* on page 88.



#### Figure 28: Reception of multiple packets

#### 17.1.12 Interframe spacing

Interframe spacing is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval as specified in the TIFS register as long as TIFS is not specified to be shorter than the RADIO's turn-around time <sup>6</sup>, i.e. the time needed to switch off the receiver, and switch back on the transmitter.

TIFS is only enforced if END\_DISABLE and DISABLED\_TXEN shortcuts are enabled. TIFS is only qualified for use in BLE\_1MBIT mode.

#### 17.1.13 Device address match

The device address match feature is tailored for address white listing in a Bluetooth Low Energy and similar implementations. This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian, see PCNF1.ENDIAN.

<sup>&</sup>lt;sup>6</sup> See product specification for more information on the timing value t<sub>TXEN</sub>.



The Device Address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the Bluetooth Core Specification for more information about device addresses, TxAdd and white listing.

The RADIO is able to listen for 8 different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

# 17.1.14 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received. By using shortcuts, this counter can be started from different events generated by the RADIO and hence count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on BCSTOP, STOP and DISABLE tasks. The bit counter is also stopped and reset on END event unless the END\_START shortcut is enabled.

*Figure 29: Bit counter example* on page 89 illustrate how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.



#### Figure 29: Bit counter example

#### 17.1.15 Bluetooth trim values

Before the RADIO can be used in BLE\_1MBIT mode, see *MODE* register, the default trim values of the RADIO must be overridden if so indicated in the *OVERRIDEEN* register.

See OVERRIDE0 through OVERRIDE4 for information about the override registers in the RADIO.

The correct values to specify in the override registers are found in FICR, see *BLE\_1MBIT[0]* through *BLE\_1MBIT[4]*.



To enable the trim values to be overridden the override mechanism must be enabled via the ENABLE field in the OVERRIDE4 register. After override is enabled the new trim values will be used next time the RADIO is enabled in TX or RX mode.

To go back to standard trim values, for example when switching between BLE\_1MBIT and another RADIO MODE, the override mechanism must be disabled via the ENABLE field in the OVERRIDE4 register.

# **17.2 Register Overview**

#### Table 101: Instances

Base address	Perip	heral	Instance	Description
0x40001000	RADI	0	RADIO	2.4 GHz Radio
Table 102:	Register	Overview		
Register	Offset		Description	
Tasks	0			
TXEN	0x000		Enable RADIO in TX mod	le
RXEN	0x004		Enable RADIO in RX mod	
START	0x004		Start RADIO	
STOP	0x000		Stop RADIO	
	0x00C 0x010			
DISABLE			Disable RADIO	
RSSISTART	0x014			one single sample of the receive signal strength
RSSISTOP	0x018		Stop the RSSI measurem	lent
BCSTART	0x01C		Start the bit counter	
BCSTOP	0x020		Stop the bit counter	
Events				
READY	0x100		RADIO has ramped up a	nd is ready to be started
ADDRESS	0x104		Address sent or received	1
PAYLOAD	0x108		Packet payload sent or r	eceived
END	0x10C		Packet sent or received	
DISABLED	0x110		RADIO has been disabled	d
DEVMATCH	0x114			occurred on the last received packet
DEVMISS	0x118			h occurred on the last received packet
RSSIEND	0x11C			al strength complete. A new RSSI sample is ready for readout from the
	0/110		RSSISAMPLE register.	
ВСМАТСН	0x128			count value specified in the BCC register
	0/120		bit counter reached bit t	count value specified in the bee register
Registers	0200		Chartent an einten	
SHORTS	0x200		Shortcut register	
INTENSET	0x304		Enable interrupt	
INTENCLR	0x308		Disable interrupt	
CRCSTATUS	0x400		CRC status	
RXMATCH	0x408		Received address	
RXCRC	0x40C		CRC field of previously re	eceived packet
DAI	0x410		Device address match in	dex
PACKETPTR	0x504		Packet pointer	
FREQUENCY	0x508		Frequency	
TXPOWER	0x50C		Output power	
MODE	0x510		Data rate and modulatio	n
PCNF0	0x514		Packet configuration reg	rister 0
PCNF1	0x518		Packet configuration reg	
BASEO	0x51C		Base address 0	
BASE1	0x520		Base address 1	
PREFIXO	0x524		Prefixes bytes for logical	addresses 0-3
PREFIX1	0x524 0x528		Prefixes bytes for logical	
TXADDRESS	0x528 0x52C		Transmit address select	
	0x52C 0x530		Receive address select	
RXADDRESSES				
CRCCNF	0x534		CRC configuration	
CRCPOLY	0x538		CRC polynomial	
CRCINIT	0x53C		CRC initial value	
TEST	0x540		Test features enable reg	
TIFS	0x544		Inter Frame Spacing in u	S
RSSISAMPLE	0x548		RSSI sample	
STATE	0x550		Current radio state	
DATAWHITEIV	0x554		Data whitening initial va	lue
ВСС	0x560		Bit counter compare	
DAB[0]	0x600		Device address base seg	ment 0
DAB[1]	0x604		Device address base seg	ment 1
DAB[2]	0x608		Device address base seg	
DAB[3]	0x60C		Device address base seg	
DAB[4]	0x610		Device address base seg	
DAB[5]	0x610		Device address base seg	
	0x614 0x618		Device address base seg	
DAB[6]			-	
DAB[7]	0x61C		Device address base seg	
DAP[0]	0x620		Device address prefix 0	
DAP[1]	0x624		Device address prefix 1	
DAP[2]	0x628		Device address prefix 2	



Register	Offset	Description
DAP[3]	0x62C	Device address prefix 3
DAP[4]	0x630	Device address prefix 4
DAP[5]	0x634	Device address prefix 5
DAP[6]	0x638	Device address prefix 6
DAP[7]	0x63C	Device address prefix 7
DACNF	0x640	Device address match configuration
<b>OVERRIDE0</b>	0x724	Trim value override register 0
OVERRIDE1	0x728	Trim value override register 1
OVERRIDE2	0x72C	Trim value override register 2
OVERRIDE3	0x730	Trim value override register 3
OVERRIDE4	0x734	Trim value override register 4
POWER	0xFFC	Peripheral power control

# 17.3 Register Details

# Table 103: SHORTS

	umbe	er		31 30	) 29	28	27 :	26 2	25 2	24 2	23 2	22 2	1 2	0 19	9 18	17	16	15	5 14	13	3 12	2 11	10	9	8	7	6	5	4	3	2 1	L 0
Id Rese	+			0 0	0	0	0	n a			n a	0 0	0	0	0	0	0	0	0	0	0	0	0	0	н 0	0	G 0	F 1	: I ) (			A 0
Id		Field	Value Id	Valu	Š	Ŭ	Ŭ .					crip			Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ			Ŭ	Ŭ
A		READY_START			-							ortci			een	RE		/ e	/en	t ar	nd 🤇	TA	RT t	ask								
			Disabled	0								able						č														
			Enabled	1								able																				
В	RW	END DISABLE	Endbled	-								ortcu				FN	De	Ve	nt a	nd	פוח	ΔR	F t:	ask								
0			Disabled	0								able					00	ve		nu	0.5			151								
			Enabled	1								able																				
с	RW	DISABLED_TXEN	Enabled	-								ortcu				אח		1 61		ion	t ar	d 7	VEN	1+2	c٢							
C	11.00	DISABLED_TAEN	Disabled	0								able				DIS	AD	LLI	, e	/en	t ai	u ,	<b><i>NLI</i></b>	la.	21							
			Enabled	1								able																				
D	RW	DISABLED RXEN	Ellabled	1								ortcu				אח		IEI		(0 m	tar	d	VE	1+2	c٢							
U	11.00	DISABLED_IALIN	Disabled	0								able				DIS	AD	LLI	, e	/en	t ai	u		v la	31							
			Enabled	1								able																				
E	RW	ADDRESS RSSISTART	Linabled	1								ortcu					סחו	ECO	01	ont	20	d P	ccia	тл	<b>DT</b> +	ack						
L	11.00	ADDIRE35_R55I5TART	Disabled	0								able				AD	DR	LJ.	ev	ent	an	u n	5515		., .	ask						
			Enabled	1								able																				
F	RW	END START	Linabled	-								ortcu				EN		VO	<b>ht</b> 2	nd	CT/	DT	tac	k								
	1		Disabled	0								able				214		vc	11 0	nu	517		tus	N.								
			Enabled	1								able																				
G	RW	ADDRESS_BCSTART	Linabled	1								ortcu					סחו	ECO	01	ont	20	d 🛛	сст	ر م ۸	<b>.</b> ta	۰k						
U	11.00	ADDRESS_BCSTART	Disabled	0								able				AD	DR	LJ.	ev	ent	an	u D	C31.	~~~	ιa	21						
			Enabled	1								able																				
н	RW	DISABLED_RSSISTOP	Lindbied	-								ortcu				אח		IEI		ion	tar	d		CTO	D +-							
	1.00	DISABLED_RSSISTOP	Disabled	0								able				DIS	PAD	LCI	, e	/en	t ai		551.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	r u	728						
			Enabled	1								able																				
			Ellableu	T							LIId	anie	5110	iiii	ιι																	

#### Table 104: INTENSET

Bit number       31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6         Id       K       H       G         Reset       0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																																							
Reset       0 <th>54321</th> <th>65</th> <th>7</th> <th>8</th> <th>9</th> <th>9</th> <th>) !</th> <th>)</th> <th>) !</th> <th>9</th> <th>9</th> <th>9</th> <th>9</th> <th>9</th> <th>9</th> <th>9</th> <th>9</th> <th>)</th> <th>1</th> <th>8</th> <th>8</th> <th>3</th> <th></th> <th>7</th> <th>7</th> <th>'</th> <th>6</th> <th>6</th> <th>1</th> <th>5</th> <th>5</th> <th>4</th> <th>4</th> <th></th> <th>3</th> <th>2</th> <th>2</th> <th>1</th> <th>(</th>	54321	65	7	8	9	9	) !	)	) !	9	9	9	9	9	9	9	9	)	1	8	8	3		7	7	'	6	6	1	5	5	4	4		3	2	2	1	(
Id       RW       Field       Value Id       Value       Description         A       RW       READY       Enabled       1       Enable         B       RW       ADDRESS       Enabled       1       Enable         B       RW       ADDRESS       Enabled       1       Enable         C       RW       PAYLOAD       Enabled       1       Enable         D       RW       END       Enabled       1       Enable         D       RW       END       Enabled       1       Enable         F       RW       DEVMATCH       Enabled       1       Enable         G       RW       DEVMISS       Enabled       1       Enable         G       RW       DEVMISS       Enabled       1       Enable	EDCB	GF	н																				F	н	ł		G	3	F	F		E	E	D	C	С		В	A
A       RW       READY       Enabled       1       Enable         B       RW       ADDRESS       Enabled       1       Enable         B       RW       ADDRESS       Enabled       1       Enable         C       RW       PAYLOAD       Enabled       1       Enable         C       RW       Enabled       1       Enable       Enable         D       RW       END       Enabled       1       Enable         E       RW       DISABLED       Enabled       1       Enable         F       RW       DEVMATCH       Enabled       1       Enable         G       RW       DEVMISS       Enabled       1       Enable         G       RW       DEVMISS       Enabled       1       Enable	0000	0 0	0	0	D	0	0	C	0	0	0	0	0	D	D	)			0	0	0		0	0	)		0	)	0	0	)	0	0	0	כ	0		0	0
Enabled     1     Enable       B     RW     ADDRESS     Write '1' to Enable interrupt on ADDRESS event. Enabled     Write '1' to Enable interrupt on PAYLOAD event. Enable       C     RW     PAYLOAD     Write '1' to Enable interrupt on PAYLOAD event. Enabled       D     RW     END     Write '1' to Enable interrupt on END event. Enabled       E     RW     DISABLED     Write '1' to Enable interrupt on DISABLED event. Enabled       F     RW     DEVMATCH Enabled     Norte '1' to Enable interrupt on DEVMATCH event. Enable       G     RW     DEVMISS     Enabled																																							
B     RW     ADDRESS     Write '1' to Enable interrupt on ADDRESS event.       C     RW     PAYLOAD     Enabled     1     Enable       C     RW     PAYLOAD     Enabled     1     Enable       D     RW     END     Enabled     1     Enable       E     RW     DISABLED     Enabled     1     Enable       F     RW     DEVMATCH     Enabled     1     Enable       G     RW     DEVMISS     Enabled     1     Enable						t.	t.	ıt.	t.	t.	Ι.																												
Image: Constraint of the straint o																																							
C     RW     PAYLOAD     Write '1' to Enable interrupt on PAYLOAD event.       Enabled     1     Enable       D     RW     END     Write '1' to Enable interrupt on END event.       Enabled     1     Enable       E     RW     DISABLED     Write '1' to Enable interrupt on DISABLED event.       F     RW     DEVMATCH     Enabled       F     RW     DEVMATCH     Enabled       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event.					nt.	en	er	er	er	er	en	en	'n	nt	nt	۱t	nt.	t.	t.																				
Enabled     1     Enable       D     RW     END     Write '1' to Enable interrupt on END event. Enabled     Write '1' to Enable interrupt on DISABLED event. Enable       E     RW     DISABLED     Write '1' to Enable interrupt on DISABLED event. Enabled     Write '1' to Enable interrupt on DISABLED event. Enabled       F     RW     DEVMATCH Enabled     Enabled     1       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event. Enabled     Write '1' to Enable interrupt on DEVMISS event. Enabled																																							
D     RW     END     Write '1' to Enable interrupt on END event. Enabled       E     RW     DISABLED     Enabled       F     RW     DEVMATCH Enabled     1       F     RW     DEVMATCH Enabled     1       G     RW     DEVMISS       Enabled     1       Enabled     1					nt.	en	/ei	/e	e	er	er	er	en	'n	n	nt	٦t.	t.	t.																				
E     RW     DISABLED     Enabled     1     Enable       F     RW     DEVMATCH     Enabled     1     Enable       G     RW     DEVMISS     Enabled     1     Enable																																							
E     RW     DISABLED     Write '1' to Enable interrupt on DISABLED event. Enabled     1       F     RW     DEVMATCH Enabled     Write '1' to Enable interrupt on DEVMATCH event. Enabled     Write '1' to Enable interrupt on DEVMATCH event. Enabled       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event. Enabled     Write '1' to Enable interrupt on DEVMISS event. Enabled																																							
Enabled     1     Enable       F     RW     DEVMATCH     Write '1' to Enable interrupt on DEVMATCH event.       Enabled     1     Enable       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event.       Enabled     1     Enable																																							
Enabled     1     Enable       F     RW     DEVMATCH     Write '1' to Enable interrupt on DEVMATCH event.       Enabled     1     Enable       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event.       Enabled     1     Enable					ent	/er	ve	ve	/e	e	er	eı	er	en	en	nt	nt	nt.	t.																				
Enabled     1     Enable       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event.       Enabled     1     Enable																																							
Enabled     1     Enable       G     RW     DEVMISS     Write '1' to Enable interrupt on DEVMISS event.       Enabled     1     Enable				nt.	vei	ev	e١	e	e١	e١	ev	ev	2V	ve	ve	ve	/e	er	en	nt	nt.																		
Enabled 1 Enable																																							
Enabled 1 Enable					nt.	en	er	er	er	en	en	en	n	nt	nt	nt.	ıt.	t.																					
H RW RSSIEND Write '1' to Enable interrupt on RSSIEND event																																							
					ıt.	ent	en	en	en	n	nt	nt	nt	ıt.	nt.	t.	t.																						
Enabled 1 Enable																																							
K RW BCMATCH Write '1' to Enable interrupt on BCMATCH event.					ent	ve	ve	ve	ve	/e	/e	/e	er	er	er	en	nt	nt	nt.	t.																			
Enabled 1 Enable												-								-																			



#### Table 105: INTENCLR

		Note: Write '0' has no ef	fect. When read this registe	r will return the value of <i>IN</i>	TEN.
Bit r	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					K HGFEDCBA
Rese	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
А	RW	READY			Write '1' to Clear interrupt on <i>READY</i> event.
			Disabled	1	Disable
В	RW	ADDRESS			Write '1' to Clear interrupt on ADDRESS event.
			Disabled	1	Disable
С	RW	PAYLOAD			Write '1' to Clear interrupt on PAYLOAD event.
			Disabled	1	Disable
D	RW	END			Write '1' to Clear interrupt on END event.
			Disabled	1	Disable
Е	RW	DISABLED			Write '1' to Clear interrupt on <i>DISABLED</i> event.
			Disabled	1	Disable
F	RW	DEVMATCH			Write '1' to Clear interrupt on <i>DEVMATCH</i> event.
			Disabled	1	Disable
G	RW	DEVMISS			Write '1' to Clear interrupt on <i>DEVMISS</i> event.
			Disabled	1	Disable
н	RW	RSSIEND			Write '1' to Clear interrupt on RSSIEND event.
			Disabled	1	Disable
К	RW	BCMATCH			Write '1' to Clear interrupt on <i>BCMATCH</i> event.
			Disabled	1	Disable

#### Table 106: CRCSTATUS

Bit	ոսmb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				Α
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
А	R	CRCSTATUS		CRC status of packet received
			CRCError	0 Packet received with CRC error
			CRCOk	1 Packet received with CRC ok

### Table 107: RXMATCH

Bit r	umb	er		31 30 2	9 28	27 2	26 2	5 24	23	22 2	21 2	0 19	18 1	171	6 15	14	13 1	2 11	10	9	87	6	5	4	3	2 :	10
Id																										A A	A
Rese	et			0 0 0	0	0 0	) (	0	0	0 0	) (	0	0 0	) ()	0	0	0 0	0	0	0 0	) ()	0	0	0	0	0 0	0
Id	RW	Field	Value Id	Value					Des	scrip	tior	ı															
А	R	RXMATCH							Re	ceiv	ed a	ddre	ess														
													s of w														

#### Table 108: RXCRC

Dit .	umb	or		31 30	<b>70</b> -		7 7	6 7				,	1	20 -	0	10	17	16	15	14	12	12	11	10	0	0	7	6		Λ	2	2	1
DILI	unib	ei		51 20	29 4	20 2	. / 2	.0 2	.5 2																								
Id										-	۱ ۸	A /	۹.	A	٩.	Α,	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A
Rese	et			0 0	0 0	<b>)</b> (	0	0	0	) (	) (	D (	)	0 (	) (	D (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	/alue						- 0	Des	crip	otic	n																			
А	R	RXCRC									CR	C fie	eld	of p	orev	/iou	usly	re	cei	ved	l pa	cke	t										
											CR	C fie	eld	of p	orev	/iou	usly	re	cei	ved	pa	cke	t										

#### Table 109: DAI

Bit	numl	be	r		31 30	29	28	27	26	25	5 24	4 23	32	22	1 2	20 :	19	18	17	16	5 1!	51	41	3 1	12 :	11 1	10	9	8	7 (	55	; 4	3	2	1 (
Id																																		Α	AA
Res	et				0 0	0	0	0	0	0	0	0	0	0	0	) (	0	0	0	0	0	0	C	) (	) (	) (	) (	) (	) (	C	0	0	0	0	0 0
Id	RW	V	Field	Value Id	Value							D	esc	rip	tio	n																			
A	R		DAI									Ir	nde	ice ex ( res	n) (	of c	dev	ice					e [	DAB	8[n]	an	d D.	AP[	<b>n],</b> 1	ha	go	t an			

### Table 110: PACKETPTR

Bit n Id Rese		er		Α		Α	Α	Α	26 A 0	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	. 4	•	<b>م</b>	4	A	A	Α	A /	Α.	Α	Α	Α	Α	Α	Α	Α
Id	RW	Field	Value Id	Va	lue							De	scri	pti	on																					
A	RW	PACKETPTR										Pa re ad pa ali	cke cep dre cke gne	tion ess v	ddr n. \ will rill   am	ress Whe I be be v n ad	s to en e tra wri ldre	tra ans tte ess	nsn mit n to	nitt teo th	ing d ar nis a	, th nd	ne p whe	acl en i	ket rece	poi eivii	nte ng,	sion ed to the ess is	b by red	y th ceiv	/ed					



#### Table 111: FREQUENCY

Bit r	numb	er		31 30	29	28 2	27 26	5 25	24	23 2	2 2:	1 20	19	18 1	17 1	L6 1	5 14	13 :	12 1	1 1	) 9	8	7	6	5	4	3	2	10
Id																								Α	Α	A	A A	A	A A
Res	et			0 0	0	0 (	0 0	0	0	0 0	0 (	0	0	0 0	) (	) (	0	0 (	) (	0 (	0	0	0	0	0	0	0 0	1	0
Id	RW	Field	Value Id	Value						Des	cript	ion																	
Α	RW	FREQUENCY		[010	0]					Rad	lio cl	hanı	nel f	frequ	ien	су													
										Fre	quer	ncy =	= 24	-00 +	FR	EQU	ENC	Y (M	Hz)										
										Dec	isio	n po	int:	TXE	V o	r <i>RX</i>	EN												

#### Table 112: TXPOWER

Bit n	umbe	er		31 3	80 2	9 28	B 27	26 2	25 2	42	32	2 2:	L 20	) 19	18	17	16	15	5 14	113	31	21	1 10	) 9	8	7	6	5	4	3	2	1	0
Id																										Α	Α	Α	Α	Α.	Α	A	A
Rese	t			0 0	) ()	0	0	0 0	) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	ıe					D	esc	ript	ion																				
А	RW	TXPOWER								- 1	RAD	00	outp	but	pov	ver.	De	ecis	ion	ро	int	TX	'EN	task	:								
										(	Dut	put	pov	ver	in r	um	be	r of	f dB	m,	i.e	. if t	he	valu	e -2	20 is	5						
										5	spec	cifie	d th	ne o	utp	ut p	oov	ver	wil	l be	e se	et to	) -2(	) dB	m.								
			Pos4dBm	0x04	1					-	⊦4 d	lBm																					
			0dBm	0x0(	)					(	) dE	3m																					
			Neg4dBm	0xFC	2					-	4 d	Bm																					
			Neg8dBm	0xF8	3					-	8 d	Bm																					
			Neg12dBm	0xF4	1					-	12	dBn	۱																				
			Neg16dBm	0xF0	)					-	16	dBn	ı																				
			Neg20dBm	0xE0	2					-	20	dBn	ı																				
			Neg30dBm	0xD	8					-	30	dBn	ı																				

#### Table 113: MODE

Bit r	numbe	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id				A
Rese	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
А	RW	MODE		Radio data rate and modulation setting. The radio supports
				Frequency-shift Keying (FSK) modulation.
			Nrf_1Mbit	0 1 Mbit/s Nordic proprietary radio mode
			Nrf_2Mbit	1 2 Mbit/s Nordic proprietary radio mode
			Nrf_250Kbit	2 250 kbit/s Nordic proprietary radio mode
			Ble_1Mbit	3 1 Mbit/s Bluetooth Low Energy
			-	

#### Table 114: PCNF0

Bit r	umbe	er		31	30 2	29 3	28 2	7 2	5 2!	5 24	1 23	22	21	20	19	18	17	16	i 15	5 1(	11	31	21	.1 1	0 9	8 (	37	6	5	4	3	2	1	0
Id															Е	Е	Е	Е								С					Α	Α	Α	Α
Rese	et			0	0 0	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						De	escr	ipti	on																				
A	RW	LFLEN											th o <mark>T</mark> ta			of LE	ENG	δTH	fie	ld i	n n	um	ıbe	r of	bits	5. D	ecis	ion	ро	int:				
С	RW	SOLEN											th o <mark>T</mark> ta		ir o	of SC	) fie	eld	in r	านท	۱be	r o	fby	/tes	s. De	ecis	ion	poi	nt:					
Ε	RW	S1LEN										-	th o <mark>7</mark> ta		ir o	of S1	L fie	eld	in r	านท	۱be	r o	f bi	ts. I	Deci	isio	n po	oint	t:					

### Table 115: PCNF1

Bit numl Id Reset	ber		31 30 29 2 0 0 0 0	28 27 0 0	 5 24 2 D 0 0	23 22 3	21 20 0 0	) 19 1 C 0 0	.8 17 C 0 0		151 BE 00	l4 13 3 B ) O	8 12 : B   O (	L1 10 3 B ) 0	) 9 B 0	87 BA 00	76 A 0	5 A 0	4 A . 0	32 AA 00	2 1 A 0	0 A 0
Id RW	Field	Value Id	Value		C	Descrip	ption															
A RW	' MAXLEN		[0255]		I	Maxin larger MAXL	than															
B RW	' STATLEN		[0255]		-     	Static The st payloa length than v Decisio	atic le ad wh i is se vhat i	ength Ien se t to N is defi	para ndin the ned	amet Ig an radi in th	ter is d re o wi ie LE	s add ceivi ll rec	ng pa eive	cket or se	s, e. nd N	g. if t I byte	he s es m	tatic				
C RW	' BALEN		[24]		-	Base a The ac byte lo of 3 by Decisi	ddres ong a ytes.	s fielo ddres	l is co s pre	omp efix,	oseo e.g.	d of t	he ba	ise a								
D RW	' ENDIAN	Little Big	0 1		i	On air and th Least ! Most s	ne PA' Signif	YLOA icant	D fiel bit o	lds. [ on air	Deci firs	sion t					NG	TH, S	51			
E RW	WHITEEN	Disabled	0			Enable Disabl		isable	e pac	ket v	whit	enin	g									



Bit number	31 30 29 28 27 20	5       25       24       23       22       21       20       19       18       17       16       15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0
Id		E D C C C B B B B B B B A A A A A A A A A
Reset	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
Enabled	1	Enable

#### Table 116: BASE0

Bit	umb	er		31	30	29	28	27	26	25	24	23	3 2	2 2:	12	0 1	91	81	71	61	51	4 1	3 :	12	11	10	9	8	7	6	5	4	3	2	1	0
Id		-		A																																-
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	) (	)	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue	•						D	esc	ript	ior	٦																				
А	RW	BASE0										В	ase	e ad	ldre	ess	0																			
												R	adi	io b	ase	e ad	dre	ess (	0. C	)eci	sio	۱p	oin	t: S	ΤA	RT	tas	sk.								

#### Table 117: BASE1

Bit r	umb	er		31	30	) 29	9 2	82	27 2	26	25	24	1 2	32	2 2	1 2	20 1	19	18	17	16	1	51	4	13	12	1	L 1	0 9		3 7	76	5!	54	4	3	2	1 (
Id				A	Α	Α	A	A	۸ ۸	A	Α	Α	Α	A	A		À	Δ.	Α	Α	Α	Α	A		A	Α	Α	Α	A	A	A	A	A	A	A	Ā	<b>۱</b>	A A
Rese	et			0	0	0	0	0	) (	D	0	0	0	0	0	(	) (	)	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	) (	) (
Id	RW	Field	Value Id	Va	alue	2							D	eso	rip	tio	n																					
А	RW	BASE1											E	las	e a	ddr	ess	1																				
													F	ad	io ł	bas	e a	ddr	res	s 1.	De	ecis	sio	n p	oii	nt:	ST.	AR <sup>-</sup>	T ta	ısk.								

#### Table 118: PREFIX0

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	D D D D D D D C C C C C C C B B B B B B
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW APO	Address prefix 0. Decision point <i>START</i> task.
B RW AP1	Address prefix 1. Decision point <i>START</i> task.
C RW AP2	Address prefix 2. Decision point <i>START</i> task.
D RW AP3	Address prefix 3. Decision point <i>START</i> task.

#### Table 119: PREFIX1

Id	umbe	er		D	D	D	D	8 27 D	D	D	D	С	С	С	С	C	Ċ	Ċ	c	E	E	5 E	B	В	В	В	В	В	Α	A	A	Α	A	Α	Α	A
Rese	t			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue	3						D	esc	ript	tior	۱																				
А	RW	AP4										A	dd	res	s pr	refi	x 4.	De	cisi	on	poi	nt .	ST/	NR7	ta	sk.										
В	RW	AP5										A	dd	res	s pr	efi	x 5.	De	cisi	on	poi	nt .	STA	NR7	ta	sk.										
С	RW	AP6										A	dd	res	s pr	efi	x 6.	De	cisi	on	poi	nt .	STA	NR7	ta	sk.										
D	RW	AP7										A	dd	res	s pr	refi	x 7.	De	cisi	on	poi	nt .	STA	NR7	ta	sk.										

#### Table 120: TXADDRESS

Bit	numb	ber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0
Id				A A	۹ A
Res	et				) ()
Id	RW	Field	Value Id	Value Description	
А	RW	TXADDRESS		Transmit address select	
				Logical address to be used when transmitting a packet.	
				Decision point: START task	

#### Table 121: RXADDRESSES

Bit num	nher	•				31	30	29	28 2	772	6 2	5 2	4 2	3 22	2 21	20	19 1	18 '	17 1	6 1	5 1	1 1:	12	11	10	9	8	76	5	: 4	3	2	1	0
Id	ibei							25	20 2	., .	.0 2	52	- 2	5 22		20	15 1	10 .	., .		51	•	, 12		10	5		i G	F	F	D	ĉ	в.	Δ
Reset						0	0	0	0 0	<b>)</b> 0	<b>)</b> 0	0	0	0	0	٥	0 0	n (	0 0	0	0	0	0	0	0	0	。 。	 	0	0	0	ñ	0	
	w	Field	Value Id	d			alue	Ŭ				Ŭ	п	escr	rinti	on					Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ			Ŭ	Ŭ	Ŭ	Ŭ		Ĩ
		ADDRO	value le				nuc						E		ole o	r dis	sable	e re	ecep	otio	n on	log	ical	ado	dres	s 0.	Dec	isio	n po	oint				
			Disableo Enabled			0 1								Disal Enab																				
B RV	w A	ADDR1	Disabled Enabled			0 1							9 [	Enab STAR Disal Enab	<b>RT</b> ta ble		sable	e re	ecep	otio	n on	log	ical	ado	dres	s 1.	Deo	isioi	n po	oint				
C RV	w A	ADDR2	Disabled Enabled			0 1							9 [	Enab STAR Disal Enab	<b>RT</b> ta ble		sable	e re	ecep	otio	n on	log	ical	ado	dres	s 2.	Deo	isioi	n po	oint				
D RV	W A	ADDR3	Disabled Enabled	-		0 1							5 [	Enab STAR Disal Enab	<b>RT</b> ta ble		sable	e re	ecep	otio	n on	log	ical	ado	dres	s 3.	Dec	isio	n po	oint				
E RV	W	ADDR4																																



Bit I	numbo	er		31	30 2	29 2	28 2	7 26	25	24	23	22 2	21 2	20 1	19 1	18	17	16	15	14	13	12	11	10	9 :	В7 Н	6 G	5 F	4 E	3 D	2 : СВ	1 ( 3 A
Res	et			0	0 0	0 0	0 0	0	0	0	0	0 0	0	) (	0 0	)	0	0	0	0	0	0	0 (	<b>b</b> (	0	0	0	0	0	0	0 0	0 0
Id	RW	Field	Value Id	Val	lue						Des	crip	tio	n																		
												able 4 <del>RT</del>			able	e re	ece	otic	on d	on l	ogi	cal	addi	ress	4. I	Deci	sior	1 ро	int			
			Disabled	0							Dis	able	e																			
			Enabled	1							Ena	able																				
F	RW	ADDR5										able 4 <i>RT</i>			able	e re	ece	otic	on d	on l	ogi	cal	add	ress	5.1	Deci	sior	n po	int			
			Disabled	0								able		к.																		
			Enabled	1								able																				
G	RW	ADDR6	Ellableu	T								able		dic	able	. r		atic		n l	ogi	- I e	- dd		6 1	Joci	cior		int			
G	L AA	ADDRO										ART			aute	ere	ece	Juc	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, , , ,	Ugi	ali	auui	ess	0.1	Jeci	SIUI	τρο	iiit			
			Disabled	0							Dis	able	e																			
			Enabled	1							Ena	able																				
н	RW	ADDR7										able 4 <i>RT</i>			able	e re	ece	otic	on d	on l	ogi	cal	add	ress	7. I	Deci	sior	n po	int			
			Disabled	0								able		к.																		
			Enabled	1								able																				

#### Table 122: CRCCNF

	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 B	
Id Res	et				- A 0
Id	RW	Field	Value Id	Value Description	
А	RW	LEN		[13] CRC length in number of bytes. Decision point: <i>START</i> task	
			Disabled	0 CRC length is zero and CRC calculation is disabled	
			One	1 CRC length is one byte and CRC calculation is enabled	
			Two	2 CRC length is two bytes and CRC calculation is enabled	
			Three	3 CRC length is three bytes and CRC calculation is enabled	
В	RW	SKIPADDR		Include or exclude packet address field out of CRC calculation.	
				Decision point: START task.	
			Include	0 CRC calculation includes address field	
			Skip	1 CRC calculation does not include address field. The CRC	
				calculation will start at the first byte after the address.	

### Table 123: CRCPOLY

Bit r Id Rese	iumbe et	ır			30 0				Α	A	. 4	۰ ۱	A	A	Α	Α	Α	A	. 4	Δ.	A	Α	Α	Α	A	A	Α	A	A	Α	A	Α	Α	10 A 1	
Id		Field	Value Id	Va	alue					esc																									
А	RW	CRCPOLY								CRC																									
																		'					app												
																			•				he t												
																							ireo												
																							l: x	3 +	x7 ·	+ x3	3+3	k2 +	+ 1 :	= 1					
									1	100	01	10	1.	De	cis	ion	ро	int	: <b>S</b> 7	TAF	<b>≀</b> 7 t	tasl	k.												

#### Table 124: CRCINIT

				_																															
Bit r	umb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	3 17	16	5 15	5 14	1 13	3 12	2 1	1 10	09	8	7	6	5	4	3	2	1	0
Id												Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue	•						De	scri	pti	on																				
А	RW	CRCINIT										CF	RC ii	nitia	al v	alu	e																		
												In	itial	va	lue	for	CF	RC c	alc	ulat	ior	1. D	ecis	sior	п рс	int	ST/	٩RT	tas	k.					

#### Table 125: TEST

Bit n Id Rese	umbe et	r								3 22 0																				В	A
Id	RW	Field	Value Id	Va	lue				D	escr	ipti	ion																			
A	RW	CONSTCARRIER	Disabled Enabled	0 1					[	inab Disal Inab	ole	or di	isat	ole	con	sta	nt (	carr	ier.	De	cisi	on p	ooir	nt: 7	XE	N ta	ask.				
В	RW	PLLLOCK	Disabled Enabled	0 1					0	inab Disal Inab	ole	or di	isat	ole	PLL	loc	k. [	Deci	isio	n po	oint	(ד ::	KEN	or	RXE	<b>N</b> t	ask	ζ.			

#### Table 126: TIFS

Bit	umbe	er		<b>31 30 2</b>	9 28	27	26	25 2	24 2	23 2	22 2	12	) 19	18	17	16 :	15 1	41	3 12	<b>2 1</b> 1	1 10	) 9	8	7	6	5	4	3	2	1 0
Id																								Α	Α	Α	Α	A	A /	A A
Res	et			000	0	0	0	0 0	) (	) (	) (	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW	Field	Value Id	/alue					C	Des	crip	tion																		
А	RW	TIFS								Inte	er Fr	am	e Sp	acir	ıg in	us														



Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id		
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
		Inter frame space is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet to the start of the first bit of the subsequent packet. Decision point: <i>START</i> task.

#### Table 127: RSSISAMPLE

Bit	ոսmb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A A A A A A A A A A A A A A A A A A A
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
А	R	RSSISAMPLE		[0127] RSSI sample
				RSSI sample result. The value of this register is read as a
				positive value while the actual received signal strength is a

negative value. Actual received signal strength is therefore as follows: received signal strength = -A dBm

#### Table 128: STATE

Bit n Id	umb	er		31	30 2	9 2	8 27	26	25 2	24 2	23 2	2 2	1 2	0 19	9 18	3 17	16	5 1!	5 14	1 13	31	21	1 10	9	8	7	6	5	4 3 A	32 A	1 A	0 A
Rese	t			0	0 0	0	0	0	0 0	) (	) 0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 (	0	0	0
Id	RW	Field	Value Id	Va	ue					- 0	Desc	crip	tion	1																		
А	R	STATE									Cur	ren	t rad	dio	stat	e																
			Disabled	0							RAC	DIO	is in	the	e Di	sab	led	sta	ate													
			RxRu	1							RAC	DIO	is in	the	e R)	RU	sta	ite														
			RxIdle	2							RAD	DIO	is in	the	e RX	IDL	E s	tat	e													
			Rx	3							RAD	DIO	is in	the	e RX	( sta	ate															
			RxDisable	4							RAC	DIO	is in	the	e R)	DIS	AB	LEC	) st	ate												
			TxRu	9							RAD	DIO	is in	the	e TX	RU	sta	te														
			TxIdle	10							RAD	DIO	is in	the	e TX	IDL	Es	tat	е													
			Tx	11							RAC	DIO	is in	h the	e TX	( sta	ite															
			TxDisable	12							RAC	010	is in	the	e TX	DIS	AB	LEC	) st	ate												

#### Table 129: DATAWHITEIV

Id	umbe	er				9 28																			В	A	Α	A	Α	Α	A
Rese	t			0 (	0 0	0	0	0	0 0	) ()	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 0	1	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue					D	esc	ript	ion																		
A	RW	DATAWHITEIV								I	Bit C	a wł ) co Dec	rres	spor	nds	to P	osit	ion			LSF	R, B	it 1	to P	osit	ion	5,				
В	R	RESERVED										ays resp	•							.SFR											

#### Table 130: BCC

Bit	numbe	er		31	30	) 29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue	3						De	scri	pti	on																				
А	RW	BCC										Bi	t co	unt	ter (	con	npa	re																	
												Bi	t co	unt	ter (	con	npa	re r	regi	ster															

#### Table 131: DAB[n]

Bit r	umb	er		31 3	0 2	9 2	8 2	27 2	26 2	25 3	24	23	22	21	20	19	18	17	16	i 1!	51	41	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id			1	A A	A	A	. 4	4 ۵	A /	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	. 4	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	et		(	0 0	0	0	C	) (	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	C	)	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e							De	scri	pti	on																					
А	RW	DAB										De	vic	e a	ddr	ess	ba	se s	seg	me	nt	n														
												De	vic	e a	ddr	ess	ba	se s	seg	me	nt															

#### Table 132: DAP[n]

Bit r	umb	er		31 30	29 2	8 2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	et			0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						De	scri	pti	on																				
А	RW	DAP								De	evic	e a	ddr	ess	pre	efix	n																
										D	evic	e a	ddr	ess	pre	efix																	



#### Table 133: DACNF

Bit n	umbe	er		31 30	29 2	28 27	26	25 2	24 2	32	22 21	12	0 19	91	8 1	L7 :	16	15	14	11	3 1	2	11	10	9	8	7	6	5	4	13	1 2	! 1	1 0
d																		Ρ	0	Ν	1	N	L	к	J	Т.	н	G	F	Ε	D	С	В	A
Rese	t			00	0 0	0 (	0 (	0 (	0 0	0	0 (	0	0	0	(	) (	D	0	0	0	0	) (	0	0	0	0	0	0	0	0	0	0	0	0
d	RW	Field	Value Id	Value					D	esc	cript	ion	١																					
4	RW	ENA0							E	Ena	able o	oro	disa	ble	e de	evio	e a	ado	dre	SS	ma	tcł	nin	g u	sin	g de	evio	e a	dd	res	s			
									C	)																								
			Disabled	0					C	Disa	ableo	d																						
			Enabled	1							abled																							
3	RW	ENA1									able o	or o	disa	ble	e de	evio	e a	ado	dre	SS	ma	tcł	nin	g u	sin	g de	evio	e a	dd	res	S			
										L																								
			Disabled	0							ableo	-																						
			Enabled	1							abled																							
2	RW	ENA2								Ena 2	able o	oro	disa	ble	e de	evio	e a	ado	dre	SS	ma	tch	nin	gu	sin	g de	evio	e a	ddi	res	S			
			Disabled	0					C	Disa	abled	d																						
			Enabled	1					E	Ena	abled	ł																						
)	RW	ENA3									able o	ord	disa	ble	e de	evio	e a	ado	dre	SS	ma	tcł	nin	g u	sin	g de	evio	e a	dd	res	s			
										3																								
			Disabled	0							ableo																							
			Enabled	1							abled																							
	RW	ENA4								Ena 1	able o	oro	disal	ble	e de	evio	e a	ado	dre	SS	ma	tcł	nin	gu	sin	g de	evio	e a	ddı	res	s			
			Disabled	0					C	Disa	abled	d																						
			Enabled	1					E	Ena	abled	ł																						
	RW	ENA5								Ena 5	able o	oro	disa	ble	e de	evio	e a	ado	dre	SS	ma	tcł	nin	g u	sin	g de	evio	e a	dd	res	s			
			Disabled	0					C	Disa	abled	d																						
			Enabled	1					E	Ena	abled	ł																						
ì	RW	ENA6							E		able o	oro	disa	ble	e de	evio	e a	ado	dre	SS	ma	tcł	nin	g u	sin	g de	evio	e a	dd	res	s			
			Disabled	0							abled	d																						
			Enabled	1					E	Ena	abled	ł																						
ł	RW	ENA7								Ena 7	able o	oro	disa	ble	e de	evio	ce a	ado	dre	SS	ma	tcł	nin	g u	sin	g de	evio	e a	dd	res	s			
			Disabled	0							abled	d																						
			Enabled	1							abled																							
	RW	TXADD0							Т	ГхА	Add f	or	devi	ice	ad	ldre	ess	0																
	RW	TXADD1							Т	ΓхΑ	Add f	or	devi	ice	ad	ldre	ess	1																
	RW	TXADD2							Т	ГхА	dd f	or	devi	ice	ac	ldre	ess	2																
	RW	TXADD3							Т	ΓхΑ	Add f	or	devi	ice	ad	ldre	ess	3																
1	RW	TXADD4							Т	ΓхΑ	dd f	or	devi	ice	ac	ldre	ess	4																
l	RW	TXADD5							Т	ΓхΑ	dd f	or	devi	ice	ad	ldre	ess	5																
)	RW	TXADD6							Т	ΓхΑ	Add f	or	devi	ice	ac	ldre	ess	6																
)	RW	TXADD7							Т	ΓхΑ	Add f	or	devi	ice	ad	ldre	ess	7																

#### Table 134: OVERRIDE0

Bit	number			31	30	29 2	28 2	27 2	26 2	25 2	4 2	3 22	2 21	20	19	18	17	16	<b>15</b> 1	L <b>4</b> 1	13 1	2 1	1 10	9	8	7	6	5	4	3	2	10
Id				Α	Α.	A /	A A	A /	A /	A A	A	A	Α	Α	Α	Α	Α.	Α	A	<b>م</b> ا	A A	A	Α	Α	Α	Α	Α	Α	Α	A	4	A A
Res	et			0	0	<b>D</b> (	0 0	) (	) (	) (	0	0	0	0	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW Fi	ield	Value Id	Va	lue						D	esc	ripti	on																		
А	RW O	VERRIDE0									1	Frim	valı	ue (	ovei	rrid	e re	gist	er C	)												

#### Table 135: OVERRIDE1

Bit	numb	er		31 3	0 2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id				AA	A	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	Α.	Α.	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e						De	scri	ptic	on																				
А	RW	OVERRIDE1									Tri	im v	/alu	e o	ver	ride	e re	gist	ter	1														

#### Table 136: OVERRIDE2

Bit I	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							De	escr	ipti	on																				
А	RW	OVERRIDE2										Т	rim	valı	ue d	ove	rrid	le re	egis	ter	2														

#### Table 137: OVERRIDE3

																																	_
Bit	numb	er		31 3	302	9 2	28 2	726	5 25	5 24	23	22	21 :	20 1	9 1	8 1	716	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (	J
Id				4 <i>4</i>	A A	A	A	Α	Α	Α	Α	Α.	A	A A	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α.	A A	
Res	et			) (	) (	0	0 (	0	0	0	0	0	0 (	0 0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	D	0 0	
Id	RW	Field	Value Id	Valu	Je						De	scrij	ptio	n																			
А	RW	OVERRIDE3									Tr	im v	alu	e ov	err	ide I	regi	ster	3														



#### Table 138: OVERRIDE4

Bit	numb	er		31	L 30	) 29	28	3 27	26	5 25	5 24	23	22	21	20	) 19	18	3 17	16	5 1!	5 14	13	3 12	2 11	L 10	) 9	8	7	6	5	4	3	2	1	0
Id				В				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Å
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	)
Id	RW	Field	Value Id	V	alue	9						De	escr	ipti	ion																				
А	RW	OVERRIDE4										Т	rim	val	ue (	ove	rrio	de r	egi	ste	r 4														
В	RW	ENABLE										E	nab	le c	or d	isał	ole	ove	rri	de d	of d	efa	ult	trin	n va	lue	S								
			Disabled	0								D	isał	ole																					
			Enabled	1								Ε	nab	le																					

#### Table 139: POWER

																									_		_		_	_			l
Bit	numb	er		31 30 2	9 28	27 2	26 2	5 24	4 23	3 22	2 21	1 20	) 19	18	\$ 17	16	15	14	13	5 12	2 13	1 10	D A	) 8	5 7	6	5	6 4	3	2	1	. 0	l
Id																																Α	l
Res	et			000	) 0 (	0 0	) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	l
Id	RW	Field	Value Id	Value					D	esci	ript	ion																					
A	RW	POWER							b t	e re nen	eset ba	t to ck c	pow its on a	init Igai	ial s n.	tat	e bγ																
			Disabled	0					Р	eri	phe	ral	is p	owe	ered	d of	f																
			Enabled	1					Ρ	eri	phe	ral	is p	owe	ered	d or	۱																



# 18 Timer/counter (TIMER)



Figure 30: Block schematic for timer/counter

# **18.1 Functional description**

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes the TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed the timer will continue from the value it had prior to being stopped.

If the timer does not need to be able to resume timing/counting after a STOP the SHUTDOWN task could be used instead of or following the STOP task.

When the timer is shut down the internal core of the timer, as illustrated in *Figure 30: Block schematic for timer/counter* on page 99, is switched off. To reach lowest power consumption in system ON mode the timer must be shut down. The startup time from shutdown state may be longer compared to starting the timer from the stopped state. See *Power management (POWER)* on page 42 for more information about power modes. See product specification for more information about startup times and power consumption.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f<sub>TIMER</sub> as illustrated in *Figure 30: Block schematic for timer/counter* on page 99. The timer frequency is derived from PCLK16M as described in *Equation 1* using the values specified in the PRESCALER register:

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When f<sub>TIMER</sub> <= 1 MHz the TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.



In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the BITMODE register. For details on which bitmodes are supporting which timers see the device product specification.

The PRESCALER register and the BITMODE register must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.

The TIMER implements multiple capture/compare registers, see the product specification for more information on how many capture/compare registers that are supported in the chip.

# 18.1.1 Capture

The TIMER implements one capture task for every available capture/compare register. Every time the CAPTURE[n] task is triggered the Counter value is copied to the CC[n] register.

### 18.1.2 Compare

The TIMER implements one COMPARE event for every available capture/compare register. A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated. The amount of compare registers per TIMER instantiation is defined in the Product Specification.

BITMODE specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

#### 18.1.3 Task delays

The CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the PCLK16M. Depending on sub-power mode, the START task may require longer time to take effect, see product specification for more information. See *POWER* chapter for more information about sub-power modes.

#### 18.1.4 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of PCLK16M, the STOP task will be prioritized.

# **18.2 Register Overview**

#### Table 140: Instances

Base address	Peripheral	Instance	Description
0x40008000	TIMER	TIMER0	Timer/Counter
0x40009000	TIMER	TIMER1	Timer/Counter
0x4000A000	TIMER	TIMER2	Timer/Counter

#### **Table 141: Register Overview**

Register	Offset	Description
Tasks		
START	0x000	Start Timer
STOP	0x004	Stop Timer
COUNT	0x008	Increment Timer (Counter mode only)
CLEAR	0x00C	Clear time
SHUTDOWN	0x010	Shut down timer
CAPTURE[0]	0x040	Capture Timer value to CC[0] register



Register	Offset	Description
CAPTURE[1]	0x044	Capture Timer value to CC[1] register
CAPTURE[2]	0x048	Capture Timer value to CC[2] register
CAPTURE[3]	0x04C	Capture Timer value to CC[3] register
Events		
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
Registers		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3

# **18.3 Register Details**

#### Table 142: SHORTS

D:4	umbe			21	20	20		27	20	25		4 23		1 11	20	11	n 10	. 1	7 1	<i>c</i> .		1.4	17	17	11	1 1	<b>.</b> .	•	o '	7	c	-		 	1
Id	umbe	er.		31	30	29	28	21	26	25	5 24	4 23	22	. 21	20	, 1;	9 18	2 1	<b>7</b> 1	ο.	.5.	14	13	12	11	. 10			0	/	0	5 '	• -	<u> </u>	
				~	0	~	~	0	~	~	~	~	~	0	~	~	~						0	~	1	0			-						3 A 0 0
Rese					· ·	U	U	U	U	U	U		· ·	•			U	U	U		, (	J	U	U	U	U	U				, (	, U		 U	
Id		Field	Value Id	Va	alue									ripti																					
A	RW	COMPARE0_CLEAR												tcut				n C	OM	PA	RE	U	eve	ent	ar	nd (	LE.	Ah	tas	ĸ					
			Disabled	0								-		bles																					
			Enabled	1										ole s																					
В	RW	COMPARE1_CLEAR												tcut				۱ C	OM	PA	RE	[1]	eve	ent	ar	nd (	CLE.	AR	tas	k					
			Disabled	0								D	isał	ble s	sho	ortc	ut																		
			Enabled	1								E	nab	ole s	ho	rtcı	Jt																		
С	RW	COMPARE2_CLEAR										S	hor	tcut	t be	etw	eer	۱ <mark>C</mark>	ом	PA	RE	[2]	eve	ent	ar	nd (	CLE	AR	tas	k					
			Disabled	0								D	isał	ble s	sho	ortc	ut																		
			Enabled	1								E	nab	ole s	hoi	rtcı	Jt																		
D	RW	COMPARE3_CLEAR										S	hor	tcut	t be	etw	eer	۱ C	ом	PA	RE	[3]	eve	ent	ar	nd (	CLE	AR	tas	k					
		_	Disabled	0								D	isał	ble s	sho	ortc	ut																		
			Enabled	1								E	nab	ole s	ho	rtcı	Jt																		
G	RW	COMPARE0 STOP										S	hor	tcut	t be	etw	eer	۱ C	ом	PA	RE	[0]	eve	ent	ar	nd	тс	P	task						
		_	Disabled	0								D	isał	ble s	sho	ortc	ut																		
			Enabled	1								E	nab	ole s	ho	rtcı	ut																		
н	RW	COMPARE1 STOP										S	hor	tcut	t be	etw	eer	۱ C	ом	PA	RE	[1]	eve	ent	ar	nd S	тс	P	task						
			Disabled	0										ble								1													
			Enabled	1								F	nah	ole s	ho	rtci	it																		
1	RW	COMPARE2 STOP	Lindbled	-										tcut				۱ <b>(</b>	ом	PA	RF	[2]	eve	-nt	ar	nd 🤇	то	)P ·	task						
•		001117.1122_0101	Disabled	0										ble								- 1													
			Enabled	1								-		ole s																					
1	RW	COMPARE3 STOP	Endoled	-										tcut					$\mathbf{n}$	DA	RF	[2]	01/1	ont	ar	nd (	TC	D ·	hack						
5	1.00	COMPARES_STOP	Disabled	0										bles						r A	ΛĽ	5	evi		aı	iu .		~	ask						
			Enabled	1								-		ole s																					
			Ellabled	Т								C.	udÛ	ne s	101	rtet	μ																		

#### Table 143: INTENSET

Bit ı	numb	er		31 30 29 28 2	27 26 25	5242	3 22 2	21 2	0 1	9 18	8 17	7 16	15	14	13	12	11	10	9	8	7	5	54	4 3	3 2	! 1	L (
ld									D	C	В	Α															
Res	et			0 0 0 0 0	0 0 0	0 0	0 (	0 0	0	0	0	0	0	0	0	0	0	0 (	D (	) (	) (	0	0	0	0	0	C
Id	RW	Field	Value Id	Value		D	escrip	ptior	۱																		
A	RW	COMPARE0				١	Vrite	'1' to	o En	nabl	e in	terr	upt	t on	СО	MP	AR	E[0]	eve	nt.							
			Enabled	1		E	nable	е																			
В	RW	COMPARE1				١	Vrite	'1' to	o En	nabl	e in	terr	upt	t on	CO	MP	AR	E[1]	eve	nt.							
			Enabled	1		E	nable	е																			
С	RW	COMPARE2				١	Vrite	'1' to	o En	nabl	e in	terr	upt	t on	СО	MP	AR	[2]	eve	nt.							
			Enabled	1		E	nable	е																			
D	RW	COMPARE3				١	Vrite	'1' to	o En	nabl	e in	terr	upt	t on	CO	MP	ARE	E[3]	eve	nt.							
			Enabled	1		E	nable	е																			

### Table 144: INTENCLR

		Note: Write	'0' has no effect. When read this registe	wil	l ret	uri	n the	e va	alue	of	IN	TEN																							
Bit	umb	er		31	30 2	29	28 2	27 :	26 2	25	24	23	22	21	20	19	18	3 17	1 1	5 1!	51	1 1	3 1	21	1 1	09	8	; 7	6	5	4	3	2	1	0
Id																D	С	В	Α																
Res	et			0	0 (	כ	0 (	) (	0 0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue							De	scr	ipti	on																				
А	RW	COMPARE0										W	rite	e '1'	to	Cle	ear	inte	erru	ıpt	on	со	MP.	ARE	[0]	eve	ent.								
			Disabled	1								Di	sak	le																					



Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit	numb	er	0	31 3	0 29	9 28	3 27	26 2	25 2	24 2	3 22	2 21	. 20	19	18	17	16	15	14 :	L <b>3</b> 1	12 1	.1 1	09	8	7	6	5	4	3	2	1 0
Id														D	с	в	Α														
Res	et			0 0	0 (	0	0	0 0	) (	) (	0	0	0	0	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0	0 0	0	0 (
Id	RW	Field	Value Id	Valu	ie					D	esci	ripti	ion																		
В	RW	COMPARE1								١	Nrit	e '1	' to	Clea	ar ir	nter	rup	ot o	n <mark>C</mark> C	M	PAR	E[1]	eve	ent.							
			Disabled	1						[	Disal	ble																			
С	RW	COMPARE2								\	Nrit	e '1	' to	Clea	ar ir	nter	rup	ot o	n <mark>CC</mark>	M	PAR	E[2]	eve	ent.							
			Disabled	1						[	Disal	ble																			
D	RW	COMPARE3								١	Nrit	e '1	' to	Clea	ar ir	nter	rup	ot o	n <mark>CC</mark>	M	PAR	E[3]	eve	ent.							
			Disabled	1						[	Disal	ble																			

#### Table 145: MODE

Bit	num	be	r		31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2 11	10	) 9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et				0 0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RV	v	Field	Value Id	Value	2						Des	cri	ptic	on																				
А	RV	v	MODE									Tin	ner	mo	ode																				
				Timer	0							Sel	lect	Tir	ner	m	ode																		
				Counter	1							Sel	lect	Co	unt	ter	mo	de																	
				Counter	1																														

#### Table 146: BITMODE

Bit I	numbe	er		31 30	) 29	28 :	27 20	5 25	5 24	23	3 22	21	20	19	18	17	16	15 1	4 1	3 12	2 11	. 10	9	8	7	6	5	4	3	10 \ A
Res	et			0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (	<b>b</b> 0	
Id	RW	Field	Value Id	Value	2					De	escr	ipti	ion																	
А	RW	BITMODE								Ti	ime	r bi	t wi	idth	۱															
			16Bit	0						1	6 bi	t tir	mer	bit	wio	dth														
			08Bit	1						8	bit	tim	er k	oit v	widt	h														
			24Bit	2						2	4 bi	t tir	mer	bit	wi	dth														
			32Bit	3						3	2 bi	t tir	mer	bit	wio	dth														

#### Table 147: PRESCALER

Bit	number			31 3	0 29	28 2	27 2	26 2	5 24	23	22	21 2	20 1	9 18	3 17	16	15 1	4 13	3 12	11	10 9	8 (	7	6	5	4	3	2	1 0
Id																											A /	4	A A
Res	et			0 0	0	0 (	) (	0 0	0	0	0	0 (	) (	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 1	L	0 0
Id	RW Fie	eld	Value Id	Valu	е					De	scri	ptio	n																
А	RW PR	RESCALER		[09	]					Pr	esca	ler	valu	e															

# Table 148: CC[n]

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id			A A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	

A RW CC

Capture/Compare value

Only the number of bits indicated by BITMODE will be used by the TIMER.



# **19 Real Time Counter (RTC)**



#### Figure 31: RTC block schematic

# **19.1 Functional description**

The RTC is a 24 bit low-frequency clock with frequency prescaling and tick, compare, and overflow events.

# 19.1.1 Clock source

The RTC will run off the LFCLK, see *Clock management (CLOCK)* on page 51 for more information about clock sources. The COUNTER resolution will therefore be  $30.517 \ \mu$ s. The RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

# 19.1.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f_{RTC} [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The RESCALER register is read-only once the RTC is STARTed. Writing to the RESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327

 $f_{RTC} = 99.9 \text{ Hz}$ 

10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

```
PRESCALER = round (32.768 kHz / 8 Hz) - 1 = 4095
```

 $f_{RTC} = 8 Hz$ 

125 ms counter period



#### Table 149: RTC resolution versus overflow

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 <sup>8</sup> -1	7812.5 μs	131072 seconds
2 <sup>12</sup> -1	125 ms	582.542 hours

# 19.1.3 The COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. The internal <<PRESC>> register is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event can be disabled.



Figure 32: Timing diagram - COUNTER\_PRESCALER\_0



#### Figure 33: Timing diagram - COUNTER\_PRESCALER\_1

#### 19.1.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition. OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0x000000.

#### Note:

The OVRFLW event is disabled by default.

#### 19.1.5 The TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM® SysTick feature. Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

#### Note:

The TICK event is disabled by default.

#### **19.1.6 Event Control feature**

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may raise power consumption if HFCLK otherwise could be powered down for long durations.



This means that the RTC implements a slightly different task and event system compared to the standard system described in *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37. The RTC's task and event system is illustrated in *Figure 34: Tasks, events and interrupts in the RTC* on page 105.



#### Figure 34: Tasks, events and interrupts in the RTC

#### **19.1.7 Compare feature**

There are three supported compare registers and one optional. See product specification for details on available compare registers.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.



#### Figure 35: Timing diagram - COMPARE\_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.





#### Figure 36: Timing diagram - COMPARE\_START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.



#### Figure 37: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.



#### Figure 38: Timing diagram - COMPARE\_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.



#### Figure 39: Timing diagram - COMPARE\_N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.







# 19.1.8 TASK and EVENT jitter/delay

The source of jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M. Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.

#### Table 150: RTC jitter magnitudes on tasks

Task	Delay
CLEAR, STOP, START, TRIGOVRFLOW	+15 to 46 μs
Table 151: RTC jitter magnitudes on events	
Operation/Function	Jitter
START to COUNTER increment	+/- 15 μs
COMPARE to COMPARE <sup>7</sup>	+/- 62.5 ns

 CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 µs and 45.7755 µs – rounded to 15 µs and 46 µs for the remainder of the section.



Figure 41: Timing diagram - DELAY\_CLEAR

<sup>&</sup>lt;sup>7</sup> Assumes RTC runs continuously between these events.

Note: 32.768 kHz clock jitter is additional to the above provided numbers.





#### Figure 42: Timing diagram - DELAY\_STOP

2. The START task will start the RTC. The first increment of COUNTER (and instance of TICK event) will be after 30.5 µs +/-15 µs, again because at least 1 falling edge must occur after the START TASK before the rising edge causes events and COUNTER increment. The figures show the smallest and largest delays to on the START task which appears as a +/-15 µs jitter on the first COUNTER increment.



Figure 43: Timing diagram - JITTER\_START-



Figure 44: Timing diagram - JITTER\_START+

# 19.1.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled. To ensure <<COUNTER>> is safely sampled (considering a LFCLK transition may occur during a read), the CPU and core memory bus are halted for 3 cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.



Figure 45: Timing diagram - COUNTER\_READ


## **19.2 Register Overview**

#### Table 152: Instances

Base address	Peripheral	Instance	Description
0x4000B000	RTC	RTCO	
0x40011000	RTC	RTC1	
0x40024000	RTC	RTC2	

#### Table 153: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start RTC COUNTER
STOP	0x004	Stop RTC COUNTER
CLEAR	0x008	Clear RTC COUNTER
TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFF0
Events		
ТІСК	0x100	Event on COUNTER increment
OVRFLW	0x104	Event on COUNTER overflow
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is
		stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

## **19.3 Register Details**

#### Table 154: INTEN

Bit n Id	numbe	er		31	30	29	28 2	27 2	26 2	5 2	4 2	23 23	22	1 20			3 17 D		5 15	14	13	12	11 1	10	98	37	6	5	4	3	2 E	10 3A
Res	et			0	0	0	0 (	0 (	0 0	0	) (	0 (	0	0	0	0	0	0	0	0	0	0	0 0	) (	) 0	0	0	0	0	0	0 0	0 (
Id	RW	Field	Value Id	Va	lue						- 1	Desc	rip	tion	1																	
А	RW	TICK										Enal	ble	or d	lisa	ble	inte	erru	ipt i	on 7	ТСК	eve	nt									
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
В	RW	OVRFLW										Enal	ble	or d	lisa	ble	inte	erru	ipt i	on (	OVR	FLN	ev/	ent								
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
С	RW	COMPAREO										Enal	ble	or d	lisa	ble	inte	erru	ipt i	on (	ON	IPA	RE[C	] ev	/ent							
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
D	RW	COMPARE1										Enal	ble	or d	lisa	ble	inte	erru	ipt i	on (	CON	IPA	RE[1	] ev	/ent							
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
E	RW	COMPARE2										Enal	ble	or d	lisa	ble	inte	erru	ipt (	on (	CON	IPA	RE[2	ev	/ent							
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			
F	RW	COMPARE3										Enal	ble	or d	lisa	ble	inte	erru	ipt i	on (	CON	IPA	RE[3	] ev	/ent							
			Disabled	0								Disa	ble																			
			Enabled	1								Enal	ble																			

#### Table 155: INTENSET

		Note:	Write '0' has no effect. When read this registe	wi	ll ret	uri	n the	e va	alue	of	IN	TEN	Ι.																							
Bit r	umb	er		31	30 2	29	28 2	27 2	26 2	25 2	24	23	22	2:	L 20	01	.9 :	18	17	16	15	14	13	12	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
Id																F	1	E	D	С															В	Α
Res	et			0	0 (	כ	0 0	) (	0 0	) (	0	0	0	0	0	0	) (	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							De	scr	ipt	ion	1																				
А	RW	TICK										W	rit	e '1	' to	D EI	nał	ole	int	err	upt	on	TI	СК (	eve	nt.										
			Enabled	1								Er	ab	le																						



		Note: Write '0' has no e	ffect. When read this registe	r w	/ill re	tur	m th	ne v	alue	of /	INTE	Ν.																					
Bit n	umbe	er		31	1 30	29	28	27	26 2	25 2	24 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	10
Id															F	E	D	С														B	S A
Rese	et			0	0	0	0	0	0 0	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0 0	0	0
Id	RW	Field	Value Id	Va	alue						D	escr	iptic	on																			
В	RW	OVRFLW									v	Vrite	e '1'	to I	Ena	ble	inte	erru	upt	on	ov	RFL	W	evei	nt.								
			Enabled	1							E	nab	le																				
С	RW	COMPARE0									v	Vrite	e '1'	to I	Ena	ble	inte	erru	upt	on	со	MP.	ARE	[0]	ev	ent.							
			Enabled	1							E	nab	le																				
D	RW	COMPARE1									v	Vrite	e '1'	to I	Ena	ble	inte	erru	upt	on	СО	MP.	ARE	[1]	ev	ent.							
			Enabled	1							E	nab	le																				
Е	RW	COMPARE2									v	Vrite	e '1'	to I	Ena	ble	inte	erru	upt	on	со	MP.	ARE	[2]	ev	ent.							
			Enabled	1							E	nab	le																				
F	RW	COMPARE3									V	Vrite	e '1'	to I	Ena	ble	inte	erru	upt	on	со	MP.	ARE	[3]	ev	ent.							
			Enabled	1							E	nab	le																				

#### Table 156: INTENCLR

		Note: Write '0' I	has no effect. When read this	egister will return the value of <i>INTEN</i> .	
Bit r	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Id				F E D C B	Α
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
Id	RW	Field	Value Id	Value Description	
А	RW	TICK		Write '1' to Clear interrupt on <i>TICK</i> event.	
			Disabled	1 Disable	
В	RW	OVRFLW		Write '1' to Clear interrupt on OVRFLW event.	
			Disabled	1 Disable	
С	RW	COMPARE0		Write '1' to Clear interrupt on COMPARE[0] event.	
			Disabled	1 Disable	
D	RW	COMPARE1		Write '1' to Clear interrupt on COMPARE[1] event.	
			Disabled	1 Disable	
Е	RW	COMPARE2		Write '1' to Clear interrupt on COMPARE[2] event.	
			Disabled	1 Disable	
F	RW	COMPARE3		Write '1' to Clear interrupt on COMPARE[3] event.	
			Disabled	1 Disable	

### Table 157: EVTEN

Bit r	umbe	er		31	30 2	29 2	8 27	7 26	25	24	23 2	22 2	21 2	0 1	191	81	71	61	5 14	113	12	11	10	9	8	7	6	54	13	2	1
Id															E																в /
Rese	et			0	0 0	0 (	0	0	0	0	0 0	) (	0 0	) (	) 0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0 0
Id	RW	Field	Value Id	Val	ue						Des	crip	otior	n																	
А	RW	TICK									Ena	able	or	dis	able	ev	ent	rοι	iting	g or	TIC	K e	ven	t							
			Disabled	0							Dis	able	е																		
			Enabled	1							Ena	able	2																		
В	RW	OVRFLW									Ena	able	or	dis	able	ev	ent	rou	iting	g or	0V	RFL	W e	eve	nt						
			Disabled	0							Dis	able	е																		
			Enabled	1							Ena	able	2																		
С	RW	COMPAREO											or	dis	able	ev	ent	rοι	iting	g or	0 <b>0</b>	MP.	ARE	[0]	eve	nt					
			Disabled	0							Dis	able	е																		
			Enabled	1							Ena	able	2																		
D	RW	COMPARE1									Ena	able	or	dis	able	ev	ent	rοι	iting	g or	CO	MP.	ARE	[1]	eve	nt					
			Disabled	0							Dis																				
			Enabled	1							Ena	able	2																		
E	RW	COMPARE2											or	dis	able	ev	ent	rou	iting	g or	CO	MP.	ARE	[2]	eve	nt					
			Disabled	0							Dis																				
			Enabled	1							Ena	able	•																		
F	RW	COMPARE3											or	dis	able	ev	ent	rou	iting	g or	CO	MP.	ARE	[3]	eve	nt					
			Disabled	0							Dis																				
			Enabled	1							Ena	able	2																		

#### Table 158: EVTENSET

	umbe	er		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
d					FEDC BA
Reset	t			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW	Field	Value Id	Value	Description
A	RW	TICK			Write '1' to Enable event routing on <i>TICK</i> event.
			Enabled	1	Enable
В	RW	OVRFLW			Write '1' to Enable event routing on OVRFLW event.
			Enabled	1	Enable
С	RW	COMPARE0			Write '1' to Enable event routing on COMPARE[0] event.
			Enabled	1	Enable
D	RW	COMPARE1			Write '1' to Enable event routing on COMPARE[1] event.
			Enabled	1	Enable
E	RW	COMPARE2			Write '1' to Enable event routing on COMPARE[2] event.
			Enabled	1	Enable
F	RW	COMPARE3			Write '1' to Enable event routing on COMPARE[3] event.
			Enabled	1	Enable



#### Table 159: EVTENCLR

		Note: Write '0' h	as no effect. When read this	ister will return the value of EVTEN.	
Bit r	umb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				FEDC	C B A
Rese	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Id	RW	Field	Value Id	Value Description	
А	RW	TICK		Write '1' to Clear event	t routing on <i>TICK</i> event.
			Disabled	1 Disable	
В	RW	OVRFLW		Write '1' to Clear event	t routing on OVRFLW event.
			Disabled	1 Disable	
С	RW	COMPARE0		Write '1' to Clear event	t routing on COMPARE[0] event.
			Disabled	1 Disable	
D	RW	COMPARE1		Write '1' to Clear event	t routing on COMPARE[1] event.
			Disabled	1 Disable	
Е	RW	COMPARE2			t routing on COMPARE[2] event.
			Disabled	1 Disable	
F	RW	COMPARE3			t routing on COMPARE[3] event.
			Disabled	1 Disable	

#### Table 160: COUNTER

Bit	numb	er		31 30 29	9 28 2	7 26	5 25	24	23 2	22 2	12	0 19	18	17	16 :	15 1	4 13	3 12	11	10	9	8	7 (	55	4	3	2	1	0
Id									A A	۱ A	A	Α	Α	A	A	A A	Α	Α	Α	A	Ă /	À A	A	A	Α	A	Α	Α	A
Res	et			0 0 0	0 0	0	0	0	0 0	0 0	0	0	0	0	0 0	0 0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	o
Id	RW	Field	Value Id	Value					Des	crip	tior	١																	
А	R	COUNTER							Cοι	unte	r va	lue																	

#### Table 161: PRESCALER

Bit	numb	er		31 30 29 28 2	27 26 25 24	23 22 21	20 19	18 17	16 1	5 14	13 1	2 1	1 10	9	8	76	55	4	3	2	1 0
Id												Α	Α	Α.	AA	A	Α	Α	Α	A	A A
Res	et			0 0 0 0 0	000	0 0 0	00	00	0 0	0	0 0	0 (	0	0	0 0	0	0	0	0	0 (	D 0
Id	RW	Field	Value Id	Value		Descripti	on														
А	RW	PRESCALER				Prescale	r value														

### Table 162: CC[n]

Bit	numb	er		31 30 2	29 2	28 2	72	6 25	24	23	22	21	20	19	18	17	16	15 :	L4 1	3 1	21	1 10	9	8	7	6	5	4	3	2	1	0
Id										Α	Α	Α	Α	Α	Α	A	A	A /	A /	<b>A</b>	A	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α
Res	et			00	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						De	scr	ipti	on																			
А	RW	COMPARE								Co	om	bare	e va	lue																		

Page 111



# 20 Watchdog timer (WDT)

## **20.1 Functional description**

The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. The watchdog timer is started by triggering the START task, whereupon the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by:

timeout [s] = ( CRV + 1 ) / 32768

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see *CLOCK* chapter.

### 20.1.1 Reload criteria

The watchdog has 8 separate reload request registers which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers. One or more RR registers can be individually enabled through the RREN register.

### 20.1.2 Temporarily pausing the watchdog

By default the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

### 20.1.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset equivalent to a system reset, see *POWER chapter* for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprises registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog is reset when the device is put into System OFF mode. The watchdog is also reset when the whole system is reset, except for when the system is reset through a soft reset, see *POWER chapter* for more information about reset types.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

## 20.2 Register Overview

Table 163: Instances

Base address	Peripheral	Instance	Description
0x40010000	WDT	WDT	Watchdog Timer



#### Table 164: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start the watchdog
Events		
TIMEOUT	0x100	Watchdog timeout
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6
RR[7]	0x61C	Reload request 7

## 20.3 Register Details

#### Table 165: INTENSET

		Note: Write	e '0' has no effect. When read this registe	wi	ll re	tur	n th	ie v	alu	e o	of <mark>//</mark>	ITE	Ν.																						
Bit	numb	er		31	30	29	28	27	26	25	5 24	1 23	3 22	2 2:	12	0 1	9 1	<b>B</b> 1	71	5 15	5 14	13	12	2 11	. 10	9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	) (	0	0
Id	RW	Field	Value Id	Va	lue							D	esci	ript	ior	1																			
А	RW	TIMEOUT										٧	Vrit	e '1	'to	o En	abl	e ir	nter	rup	t or	ו <i>דו</i> ו ו	ME	OU	T ev	ent									
			Enabled	1								E	nat	ole																					

#### Table 166: INTENCLR

		Note: Writ	e '0' has no effect. When read this registe	r wi	ll re	ur	n th	e v	alu	e o	f //	ITEI	V.																					
Bit r	umb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	32	1	0
Id																																		Α
Rese	et			0	0	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	) (	) ()	0	0
Id	RW	Field	Value Id	Va	lue							De	escr	ipti	on																			
А	RW	TIMEOUT										W	/rite	e '1'	' to	Cle	ar	inte	rru	pt o	on 7	ТM	EO	UT (	evei	nt.								
			Disabled	1								D	isał	ole																				

#### Table 167: RUNSTATUS

D:4 .	umb			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
DILI	amu	er		31 30 29 28 27 20 25 24 23 22 21 20 19 18 17 10 15 14 13 12 11 10 9 8 7 6 5 4 5 2 1 0
Id				А
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
А	R	RUNSTATUS		Indicates whether or not the watchdog is running
			NotRunning	0 Watchdog not running
			Running	1 Watchdog is running

#### Table 168: REQSTATUS

Rit r	umb	or		31	L 30	29	28 3	<b>7</b> 7 <sup>-</sup>	26.2	25.2	4 2	3 22	2 21	20	19	18	17	16 '	15 1	4 1	2 1 2	) 11	10	q	8	7	6	5 /	2	2	1	0
Id						25	20 /		20 2			.5 22		20	15	10					, 14		10	5	Ŭ I	, i i	G F	F	D	ć	в	Δ
Rese	et			0	0	0	0 0	0 (	0 0	0 0	0	0	0	0	0	0	0 (		0	0	0	0	0	0	00		5. 5.0	0	0	õ	0	1
Id	RW	Field	Value Id	Va	alue						D	)esci	ripti	ion																		
А	R	RRO									1	Requ	Jest	sta	tus f	for	RR[	)] r	egis	ter												
			DisabledOrRequested	0							I	RR[0	] re	gist	er is	no	t en	abl	ed,	or a	re a	Irea	dy r	equ	lest	ing	relo	ad				
			EnabledAndUnrequested	1							1	RR[0	] re	gist	er is	en	able	ed, a	and	are	not	yet	req	ues	ting	rel	oad					
В	R	RR1									1	Requ	Jest	sta	tus f	for	RR[	1] r	egis	ter												
			DisabledOrRequested	0							1	RR[1	] re	gist	er is	no	t en	abl	ed,	or a	re a	Irea	dy r	equ	lest	ing	relo	ad				
			EnabledAndUnrequested	1							1	RR[1	] re	gist	er is	en	able	ed, a	and	are	not	yet	req	ues	ting	rel	oad					
С	R	RR2									1	Requ	Jest	sta	tus f	for	RR[	2] r	egis	ter												
			DisabledOrRequested	0							1	RR[2	] re	gist	er is	no	t en	abl	ed,	or a	re a	Irea	dy r	equ	lest	ing	relo	ad				
			EnabledAndUnrequested	1								RR[2	] re	gist	er is	en	able	ed, a	and	are	not	yet	req	ues	ting	rel	oad					
D	R	RR3									1	Requ	Jest	sta	tus f	for	RR[	3] r	egis	ter												
			DisabledOrRequested	0								RR[3	] re	gist	er is	no	t en	abl	ed,	or a	re a	Irea	dy r	equ	lest	ing	relo	ad				
			EnabledAndUnrequested	1							I	RR[3	] re	gist	er is	en	able	ed, a	and	are	not	yet	req	ues	ting	rel	oad					
Е	R	RR4									1	Requ	Jest	sta	tus f	for	RR[	4] r	egis	ter												
			DisabledOrRequested	0							I	RR[4	] re	gist	er is	no	t en	abl	ed,	or a	re a	Irea	dy r	equ	lest	ing	relo	ad				
			EnabledAndUnrequested	1							1	RR[4	] re	gist	er is	en	able	ed, a	and	are	not	yet	req	ues	ting	rel	oad					

Bit i Id	numbo	er		31	30 2	29	28 2	27 2	6 25	5 24	1 23	22	21	20 :	19 1	8 17	7 16	15	14	13 :	12 1	1 10	9			6 G	5 - F E	43 D	2 C	1 B	0 A
Res	et			0	0 (	0	0 (	) ()	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 0	0	0	0	0 (	0	0 0	0	0	0	1
Id	RW	Field	Value Id	Va	lue						De	escr	iptic	n																	
F	R	RR5	DisabledOrRequested EnabledAndUnrequested	0 1							R	R[5]		iste	r is	not	enak	led	, or	are		eady et re			-						
G	R	RR6	Disabled Or Requested Enabled And Unrequested	0 1							R	R[6]		iste	r is	not	enak	led	, or	are		ady et re			0						
Н	R	RR7	Disabled Or Requested Enabled And Unrequested	0 1							R	R[7]		iste	r is	not	enak	led	, or	are		ady et re									

#### Table 169: CRV

Bit	numb	er		31 30	29 2	28 2	7 26	5 25	24	23	22	21	20	19	18	17	16	15 :	14	13 :	12 :	11 :	10	9	8	7	6	54	13	2	1	0
Id				A A	AA	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A /	Α.	A	4 ۵	Α.	Α.	Α.	A	A A	<b>\</b>	A	Α	Α	Α	Α
Res	et			1 1	1 1	. 1	1	1	1	1	1	1	1	1	1	1	1 :	1 :	1	1 :	L :	1 :	1	1	1 :	1 1	. 1	. 1	1	1	1	1
Id	RW	Field	Value Id	Value						De	escr	ipti	on																			
А	RW	CRV		[0x00	0000	0F(	OxFF	FFF	FFF	C	our	iter	relo	bad	val	ue i	n ni	umł	ber	of	cycl	es d	of t	he :	32.7	768	kHz					
										cl	ock																					

#### Table 170: RREN

Dit .	umbe			21	20	20	28 2		6 21	E 2	1 2	2 22	21	20	10	10	17	7 1 6	1	c 1	1 1	2 1	2 1	1 10	۰ ۵	0	7	6	E	٨	· c	. 1	•
Id	umpe	er		31	. 30	29	28 2	./ 2	0 Z:	5 2	4 Z	3 22	. 21	20	19	10	- 14	, TG	) <u>т</u>	<u>т</u> с	+ 1	3 1	2 1	1 10	, ,	0	́н́	G	э с с	4	а и п с	2 J	A
Rese				•	0	0	0 0	0	0	0	•	0	^	^	0	0	٥	0	0	0	•	•	•	•	0	0		<u> </u>	00				1
Id	RW	Field	Value Id	-	lue	U	0 0	, ,	U	U				-	U	U	U	U	U	U	U	0	U	U	U	U	U	U	0 0	, ,	0 0	0	-
	RW	RRO	value lu	Ve	nue							escr			icok		וחח	01		icto	-												
A	RVV	KKU	Disabled	~								Enab							eg	iste	a construction of the second sec												
			Enabled	0								Disal			-	0																	
•	DV4/	0.01	Enabled	1								nab		•	-	0																	
В	RW	RR1	<b>D</b> : 11 1	~								Enab							eg	iste	r												
			Disabled	0								Disal																					
			Enabled	1								Inab		-	-	-																	
С	RW	RR2		~								Enab							reg	iste	r												
			Disabled	0								Disal																					
_			Enabled	1								Inab		•	•	~																	
D	RW	RR3		~								Enab							reg	iste	r												
			Disabled	0								Disal		•	-	~																	
_			Enabled	1								Enab																					
E	RW	RR4		_								Inab							reg	iste	r												
			Disabled	0								Disal																					
_			Enabled	1								Inab		•	-	0																	
F	RW	RR5		_								Inab						•	reg	iste	r												
			Disabled	0								Disal																					
_			Enabled	1								Enab		-	-	-																	
G	RW	RR6										Inab							reg	iste	r												
			Disabled	0								Disal																					
			Enabled	1								Enab																					
н	RW	RR7										Inab							reg	iste	r												
			Disabled	0								Disal		-	-	-																	
			Enabled	1							E	Enab	le R	R[7	7] re	egis	ter	•															

#### Table 171: CONFIG

Bit Id Res	numb <sup>,</sup> et	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
A C	RW RW	SLEEP HALT	Pause Run	Configure the watchdog to either be paused, or kept running, while the CPU is sleeping 0 Pause watchdog while the CPU is sleeping 1 Keep the watchdog running while the CPU is sleeping Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger
			Pause Run	0 Pause watchdog while the CPU is halted by the debugger   1 Keep the watchdog running while the CPU is halted by the debugger

### Table 172: RR[n]

Bit r	umb	er		31 3	0 2	9 28	3 27	7 26	5 25	5 24	4 2	32	2 2	12	0 1	9 1	8 17	71	61	51	41	31	2 1	111	10	9	8	7	6	5	4	3	2	1	0
Id				AA	A	A	Α	Α	Α	Α	Α	Α	A	Α	A	Α	Α	Α	A	Α	A	A	A	•	4 ۵	4	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	t			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	) (	) (	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e						D	esc	ript	ior	۱																				
А	RW	RR									F	Relo	bad	rec	lues	st re	gis	ter																	
			Reload	0x6E	524	1635	5				\	/alu	ue to	o re	eque	est	a re	loa	nd c	f th	ie v	vat	chc	log	tin	ner									



## 21 Random Number Generator (RNG)



Figure 46: Random Number Generator

## **21.1 Functional description**

The Random Number Generator (RNG) generates true non-deterministic random numbers based on internal thermal noise.

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

### 21.1.1 Digital error correction

A digital corrector algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an 8 bit register for parallel readout from the VALUE register.

It is possible to disable the bias in the CONFIG register. This offers a substantial speed advantage, but may result in a statistical distribution that is not perfectly uniform.

## 21.1.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next, see product specification for more information. This is especially true when digital error correction is enabled.

## 21.2 Register Overview

#### Table 173: Instances

Base address	Peripheral	Instance	Description
0x4000D000	RNG	RNG	Random Number Generator

#### Table 174: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Task starting the random number generator
STOP	0x004	Task stopping the random number generator
Events		
VALRDY	0x100	Event being generated for every new random number written to the VALUE register
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number



## 21.3 Register Details

#### Table 175: SHORTS

Bit	numb	er		31 30 2	9 28	27 20	5 25	24	23 2	22 23	1 20	) 19	18 1	71	6 15	14	13 1	2 11	l 10	9	8	7	6	5	4	32	1	0
Id																												Α
Res	et			000	0	0 0	0	0	0 0	0 (	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 (	0 0	0 (	0	0
Id	RW	Field	Value Id	Value					Des	cript	tion																	
А	RW	VALRDY_STOP							Sho	ortcu	it be	etwe	en V	ALR	DY e	even	t and	I ST	<mark>OP</mark> t	ask								
			Disabled	0					Dis	able	sho	ortcu	Jt															
			Enabled	1					Ena	ble	sho	rtcu	t															

#### Table 176: INTEN

Bit	numl	per		31 30	29	28	27	26	25	24	23	22 2	21	20 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																	Α
Res	et			0 0	0	0	0	0	0	0	0	0 0	D	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	0 0
Id	RW	/ Field	Value Id	Value							Des	crip	otic	on																			
А	RW	VALRDY									En	able	e or	· dis	ab	le ir	nter	ru	ot o	n V	'ALI	RDY	′ ev	ent	t								
			Disabled	0							Dis	abl	е																				
			Enabled	1							En	able	è																				

#### Table 177: INTENSET

		Note: Writ	e '0' has no effect. When read this registe	wi	ill r	etu	rn	th	e v	/alu	ie (	of	IN	ITE	N.																														
Bit I	umb	er		31	. 30	29	92	8	27	26	2	5	24	23	3 2	22	21	2	0	19	1	8 1	L7	16	5 1	5 :	14	13	31	12	11	1	0	9	8	7	6	1	5	4	3	2	2	1	0
Id																																													Α
Res	et			0	0	0	C	) (	0	0	0		0	0	C	)	0	0		0	0	(	)	0	0	(	D	0	C	)	0	0	(	D	0	0	0	0	0	)	0	0	C	0	0
Id	RW	Field	Value Id	Va	lue	:								D	es	cri	pti	ioi	٦																										
А	RW	VALRDY												۷	Vri	ite	'1	' t	οE	Ena	abl	le i	nt	eri	ru	ot d	on	V	4L	RĽ	ŊΥ	eve	ent	t.											
			Enabled	1										Ε	na	ıbl	e																												

#### Table 178: INTENCLR

		Note: W	rite '0' has no effect. When read this registe	wi	ll re	tur	n t	he ۱	valu	ie d	of <mark>//</mark>	ITE	Ν.																					
Bit	umb	er		31	30	29	28	27	26	25	5 24	23	22	2 21	L 2	0 1	91	81	71	61	51	41	31	21	1 1	09	8	7	6	5	4	3	2	1 0
Id																																		Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Va	lue							De	esci	ript	ion	1																		
А	RW	VALRDY										W	/rit	e '1	'to	o Cl	ear	int	err	upt	on	VA	LRE	γ e	ven	t.								
			Disabled	1								D	isa	ble																				

#### Table 179: CONFIG

Bit	numt	er		31 30	29 2	8 27	7 26	25	24 2	23 2	2 2	1 2(	) 19	9 18	3 17	16	i 15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	10
Id																															Α
Res	et			00	0 0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0 0	0	0
Id	RW	Field	Value Id	Value						Des	ript	ion																			
А	RW	DERCEN								Digi	tal e	erro	r co	orre	ctic	on															
			Disabled	0						Disa	able	d																			
			Enabled	1						Ena	bled	ł																			
			Liidbieu	1						LIIA	DIEC																				

#### Table 180: VALUE

Bit	numb	er		31 30 29	28 27	7 26	25 2	24 23	3 22	21 2	0 19	18	17 1	6 1	5 14	13	12 1	11	09	8	7	6	5	4 3	32	1 0
Id																					Α	Α	A A	A A	Α	ΑΑ
Res	et			000	0 0	0	0 0	0 (	0	0 0	0 (	0	0 0	0 (	0	0	0 0	) ()	0	0	0	0	0 0	) (	0	0 0
Id	RW	Field	Value Id	Value				D	escri	ptio	n															
А	R	VALUE		[0255]				Ģ	iene	ate	d ran	don	n nur	nbe	r											



# 22 Temperature sensor (TEMP)

## 22.1 Functional description

The temperature sensor measures the silicon die temperature.

The TEMP is started by triggering the START task. When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register

In order to be accurate, the measurement has to be performed while the HFCLK crystal oscillator is selected as clock source, see *CLOCK* for more information.

When the temperature measurement is completed, the TEMP analog electronics power down to save power.

The TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

## 22.2 Register Overview

#### Table 181: Instances

Base address	Peripheral	Instance	Description
0x4000C000	TEMP	TEMP	Temperature Sensor

#### Table 182: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start temperature measurement
STOP	0x004	Stop temperature measurement
Events		
DATARDY	0x100	Temperature measurement complete, data ready
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C

## 22.3 Register Details

#### Table 183: INTEN

Bit	numb	er		31 30 2	9 28	27 2	26 2	25 2	4 23	22	21	20 1	19 1	.8 17	7 16	15	14 :	13 1	2 11	l 10	9	8	7	6	5	4	32	1	0
ld Res	et			0 0 0	0	0 (	0 0	0 0	0	0	0	0 0	0 0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 0		0 0	0	A 0
Id	RW	Field	Value Id	Value					De	escri	iptio	on																	
А	RW	DATARDY							E	nabl	le o	r dis	able	e inte	erru	pt o	n D	ATA	RDY	eve	nt								
			Disabled	0					D	isab	le																		
			Enabled	1					E	nabl	le																		

#### Table 184: INTENSET

		Note: Write	e '0' has no effect. When read this registe	wi	ll re	tur	n t	٦e ١	valu	le c	of <mark>II</mark>	NTE	N.																							
Bit r	numb	er		31	30	29	28	27	26	5 25	5 24	4 2	32	22 2	21	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id																																				Α
Res	et			0	0	0	0	0	0	0	0	0	0	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							D	es	crip	otic	m																				
А	RW	DATARDY										٧	Nri	ite	'1'	to l	Ena	ble	int	err	upt	on	DA	TA	RD	<b>Y</b> ev	/en	t.								
			Enabled	1								E	ina	ble	2																					



#### Table 185: INTENCLR

		Note: Write '0	0' has no effect. When read this registe	r w	/ill	retu	ırn	th	e v	alu	e c	of <mark>II</mark>	NT	EN.																								
Bit r	umb	er		31	13	0 2	9 2	28	27	26	25	5 24	42	3 2	22	21	20	19	91	8 1	.7 :	L6	15	14	13	3 12	21	11	0	9	8	7	6	5 4	4	3	2	1 0
Id																																						Α
Rese	et			0	0	0	C	) (	0	0	0	0	0	C	) (	D	0	0	0	C	) (	)	0	0	0	0	0	0	0	) (	) (	) (	) (	) (	) (	0	) (	0 (
Id	RW	Field	Value Id	V	alu	е							C	es	crij	oti	on																					
А	RW	DATARDY											1	Wri	ite	'1'	to	Cle	ear	int	eri	'nр	t o	n [	DAT	<b>A</b> R	DY	ev	ent									
			Disabled	1									I	Disa	abl	е																						

#### Table 186: TEMP

Bit number Id	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A A A A A A A A A A A A
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value	Id Value Description
A R TEMP	Temperature in °C Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C Decision point: DATARDY

Page 118



# 23 AES Electronic Codebook mode encryption (ECB)

## 23.1 Functional description

AES ECB is a single AES block encrypt hardware module.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

### 23.1.1 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the ENDECB or ERRORECB is generated.

### 23.1.2 ECB Data Structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

#### Table 187: ECB data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

#### 23.1.3 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.

## 23.2 Register Overview

#### Table 188: Instances

Base address	Peripheral	Instance	Description
0x4000E000	ECB	ECB	AES ECB Mode Encryption

#### Table 189: Register Overview

Register	Offset	Description
Tasks		
STARTECB	0x000	Start ECB block encrypt
STOPECB	0x004	Abort a possible executing ECB operation
Events		
ENDECB	0x100	ECB block encrypt complete



Register	Offset
ERRORECB	0x104
Registers	
INTENSET	0x304
INTENCLR	0x308
ECBDATAPTR	0x504

Description ECB block encrypt aborted because of a STOPECB task or due to an error

Enable interrupt Disable interrupt ECB block encrypt memory pointers

## 23.3 Register Details

#### Table 190: INTENSET

		Note: Write '0' has no	o effect. When read this regist	er w	/ill n	etu	rn 1	the	valu	ue (	of <mark>//</mark>	NTE	N.																								
Bit r	numbe	er		31	1 30	) 29	9 28	8 27	7 26	5 <b>2</b> !	5 24	42	32	2 2	21	20	19	) 1	81	71	.6	15	14	13	3 12	2 1	11	0	9 8	B 7	7	6	5	4	3 2	2	1 0
Id																																				B	3 A
Rese	et			0	0	0	0	0	0	0	0	0	0	) (	D	0	0	0	0	C	)	0	0	0	0	0	0	0	0	0	0	) (	) (	) (	0	0	0 (
Id	RW	Field	Value Id	V	alue	2						D	esc	crip	otic	on																					
А	RW	ENDECB										١	Nri	te '	'1'	to	Ena	ab	le i	nte	rrι	ıpt	on	E E I	IDE	СВ	ev	ent	ι.								
			Enabled	1								E	Ina	ble	è																						
В	RW	ERRORECB										١	Nri	te '	'1'	to	Ena	ab	le i	nte	rrι	ıpt	on	EF	RC	RE	СВ	eve	ent.								
			Enabled	1								E	Ina	ble	è																						

#### Table 191: INTENCLR

		Note: Write 'C	' has no effect. When read this registe	r w	ill r	etu	ırn	the	e v	alu	e c	of <mark>II</mark>	NTE	N.																								
Bit r	numbe	er		31	L 30	) 29	9 2	28 2	27	26	25	5 24	42	32	22	21	20	19	) 1	8 1	.7	16	15	14	<b>1</b> 1	31	2 :	11 1	10	9 8	B 7	' 6	55	5 4	3	2	1	0
Id																																					В	Α
Res	et			0	0	0	C	) (	D	0	0	0	0	0	0	)	0	0	0	C	) (	0	0	0	0	0	) (	) (	) (	) (	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	V	alue	e							D	esc	rip	tic	n																					
Α	RW	ENDECB											١	Nri	te '	1'	to	Cle	ear	int	ter	rup	ot d	n	ΕN	DE	СВ	eve	nt.									
			Disabled	1									[	Disa	ble	9																						
В	RW	ERRORECB											١	Nri	te '	1'	to	Cle	ear	int	ter	rup	ot d	n	ER	ROI	REC	С <mark>В</mark> е	ever	nt.								
			Disabled	1									(	Disa	ble	e																						
5			Disabled	1														0.0																				

#### Table 192: ECBDATAPTR

Bit	umb	er		31 30	29	28	27	26	25	24	23	22	21	20	19	18 :	17 :	16 :	15 :	14	13 :	12	11	10	9	8	7	6	5 4	43	32	1	0
Id				ΑΑ	A	Α.	Α	Α	Α	Α	Α	Α	Α	A	A	A /	A /	A /	A	Α.	A	A	Α	Α	Α	A	A.	A	A A	A	A	Α	Α
Res	et			0 0	0 (	0	0	0	0	0	0	0	0	0	0 (	0 (	0 (	D (	0 (	0	0 (	D	0	0	0	0	0	0 (	0 0	0	0	0	0
Id	RW	Field	Value Id	Value	2						De	scri	ptic	on																			
А	RW	ECBDATAPTR									Рс	ointe	er to	o th	e E	СВ (	data	a st	ruc	tur	e (s	ee	Tab	le :	1 E(	CB d	ata						
				structure overview)																													



# 24 AES CCM Mode Encryption (CCM)

## 24.1 Functional description

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification<sup>8</sup>. A new key-stream must be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task. An ENDKSGEN event will be generated when the new key-stream has been generated. The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR, where it will be used in subsequent encryption and decryption operations.

Encryption is started by triggering the CRYPT task with the MODE register set to ENCRYPTION. Similarly, decryption is started by triggering the same task with MODE set to DECRYPTION. An ENDCRYPT event will be generated when packet encryption is completed as well as when packet decryption is completed, see *Figure 47: Key-stream generation followed by encryption or decryption. The shortcut is optional.* on page 121.



#### Figure 47: Key-stream generation followed by encryption or decryption. The shortcut is optional.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by the CNFPTR pointer. It is necessary to configure this pointer and its underlying data structure, and the MODE register before the KSGEN task is triggered. It is also necessary to configure the INPTR pointer and the OUTPTR pointer before the CRYPT task is triggered.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR pointer and the OUTPTR pointer must be configured before the KSGEN task is triggered.

## 24.1.1 Encryption

During packet encryption the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet. The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR pointer, see *Figure 48: Encryption* on page 122.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.

The AES CCM is limited to read maximum 27 bytes of the unencrypted payload (PL) regardless of what is specified in the length field of the unencrypted packet.

<sup>&</sup>lt;sup>8</sup> Bluetooth AES CCM 128 bit block encryption, see Bluetooth Core specification Version 4.0.





#### Figure 48: Encryption

### 24.1.2 Decryption

During packet decryption the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status. The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet back into RAM at the address pointed to by the OUTPTR pointer, see *Figure 49: Decryption* on page 122.

The CCM is only able to decrypt packets that are at least 5 bytes long, that is, 1 byte encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.

The AES CCM is limited to read maximum 27 bytes of the encrypted payload and four bytes of the MIC regardless of what is specified in the length field of the encrypted packet.



#### Figure 49: Decryption

### 24.1.3 AES CCM and RADIO concurrent operation

The AES CCM is designed to run in parallel with the RADIO to enable on-the-fly encryption and decryption of RADIO packets without CPU involvement. To facilitate this, the RADIO has to be configured with the following settings:

#### Table 193: Radio configuration settings

Radio parameter	Value	Description
PCNF0.S0LEN	1	Length of HEADER field in : Table 195: Data structure for unencrypted packet on page 125 and
		Table 196: Data structure for encrypted packet on page 125.
PCNF0.LFLEN	5	Length of LENGTH field in: Table 195: Data structure for unencrypted packet on page 125 and
		Table 196: Data structure for encrypted packet on page 125.
PCNF0.S1LEN	3	Length of the RFU field in: Table 195: Data structure for unencrypted packet on page 125 and
		Table 196: Data structure for encrypted packet on page 125. The combined length of LENGTH and
		RFU must be 8 bit always.
MODE	Ble_1Mbit	Data rate.
PCNF1.BALEN	3	Length of address (32 bit)
CRCCNF.LEN	3	Length of CRC (24 bit)
PCNF1.BALEN	3 3	Length of address (32 bit)

### 24.1.4 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the RADIO is transmitting it, the RADIO must read the encrypted packet from the same memory location as the AES CCM is writing to. The



OUTPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 50: Configuration of on-the-fly encryption* on page 123.



#### Figure 50: Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered, in addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in *Figure 51: On-the-fly encryption using a PPI connection* on page 123 using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.



#### Figure 51: On-the-fly encryption using a PPI connection

#### 24.1.5 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to. The INPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 52: Configuration of on-the-fly decryption* on page 124.





#### Figure 52: Configuration of on-the-fly decryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.

This use-case is illustrated in *Figure 53: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM* on page 124 using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is triggered from the READY event in the RADIO through a PPI connection.



# Figure 53: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM

#### 24.1.6 CCM data structure

The CCM data structure specified in *Table 194: CCM data structure overview* on page 124 is located in RAM at the memory location specified by the CNFPTR pointer register.

Table 194:	ССМ	data	structure	overview
------------	-----	------	-----------	----------

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most significant
		bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV, , Octet7 (MSO) of IV



The NONCE vector (as specified by the Bluetooth Core Specification) will be generated by hardware based on the information specified in the CNFPTR data structure from *Table 194: CCM data structure overview* on page 124.

#### Table 195: Data structure for unencrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

#### Table 196: Data structure for encrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		Note: LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC
		Note: MIC is not added to empty packets

#### 24.1.7 EasyDMA and ERROR event

The CCM implements an EasyDMA mechanism for reading and writing to the RAM.

In some scenarios where the CPU and other DMA enabled peripherals are accessing the RAM at the same time, the CCM DMA could experience some bus conflicts which may also result in an error during encryption. If this happens, the ERROR event will be generated.

The EasyDMA will have finished accessing the RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

#### 24.1.8 Shared resources

The CCM shares registers and other resources with other peripherals that have the same ID as the CCM. The user must therefore disable all peripherals that have the same ID as the CCM before the CCM can be configured and used. Disabling a peripheral that have the same ID as the CCM will not reset any of the registers that are shared with the CCM. It is therefore important to configure all relevant CCM registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

## 24.2 Register Overview

#### Table 197: Instances

Base address	Peripheral	Instance	Description
0x4000F000	CCM	CCM	AES CCM Mode Encryption

#### Table 198: Register Overview

Register	Offset	Description
Tasks		
KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.
CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
STOP	0x008	Stop encryption/decryption
Events		
ENDKSGEN	0x100	Key-stream generation complete
ENDCRYPT	0x104	Encrypt/decrypt complete
ERROR	0x108	CCM error event
Registers		
SHORTS	0x200	Shortcut register



Register	Offset	Description
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

## 24.3 Register Details

#### Table 199: SHORTS

Bit	numb	er		3:	13	0 29	<b>9</b> 2	8 27	72	26 2	5 2	4 2	3 2	2 2:	1 20	0 1	9 1	8 17	7 16	5 15	i 14	13	12	11	10	9	8	7	6	5	4 :	32	21	L 0
Id																																		Α
Res	et			0	0	0	0	0	0	) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	D (	) (	0 0	) (	) (	0	0	0
Id	RW	Field	Value Id	V	alu	е						D	)esc	ript	ion	1																		
А	RW	ENDKSGEN_CRYPT										9	Sho	rtcu	t b	etw	eei	ח <i>EN</i>	IDK	SGE	N e	even	t ar	nd C	RY	PT ta	ask							
			Disabled	0								1	Disa	ble	sho	orto	ut																	
			Enabled	1								I	Enal	ble :	sho	rtc	ut																	

#### Table 200: INTENSET

																											-	-	-	-	-		-	-		-
Bit I	numbe	er		31	30	29	28	27	26	25	24	23 2	22 :	21	20	19	18	: 17	16	51	51	4 1	13 1	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																		С	В	Α
Res	et			0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0	0	C	) (	)	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							Des	cri	ptic	on																					
А	RW	ENDKSGEN										Wr	ite	'1'	to	Ena	ble	e in	ter	rup	ot o	n <mark>E</mark>	ND	<b>KS</b>	GE	N e	eve	nt.								
			Enabled	1								Ena	able	е																						
В	RW	ENDCRYPT										Wr	ite	'1'	to	Ena	ble	e in	ter	rup	ot o	n <mark>E</mark>	ND	CR	RYP	<b>T</b> e	ver	nt.								
			Enabled	1								Ena	able	е																						
С	RW	ERROR										Wr	ite	'1'	to	Ena	ble	e in	ter	rup	ot o	n <mark>E</mark>	RR	OR	e١	en	t.									
			Enabled	1								Ena	able	е																						

#### Table 201: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit ı Id	numbo	er		31 30	29	28 2	27 2	26 2	5 24	4 23	22	21 2	0 1	9 18	17	16	15 1	4 1	3 12	2 11	10	9	8	7	6	5	4		1 B	
Res	et			0 0	0	0 0	0 0	0 (	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0 0	0 0	0	0
Id	RW	Field	Value Id	Value						De	scri	ptior	۱																	
А	RW	ENDKSGEN								W	rite	'1' to	o Cl	ear i	nter	rup	t on	EN	DKS	GEI	v ev	ent.								
			Disabled	1						Di	sabl	le																		
В	RW	ENDCRYPT								W	rite	'1' to	o Cl	eari	nter	rup	t on	EN	DCR	YPT	eve	ent.								
			Disabled	1						Di	sabl	le																		
С	RW	ERROR								W	rite	'1' to	o Cl	ear	nter	rup	t on	ER	ROR	eve	ent.									
			Disabled	1						Di	sabl	le																		

#### Table 202: MICSTATUS

Bit	numb	er		31	30 2	29 2	28 2	7 26	5 25	24	23	22	21	20	19	18 :	17 1	16	<b>15</b> 1	14 1	13 1	21	1 10	9	8	7	6	5	4	3	2	10
Id																																Α
Re	et			0	0 0	) (	) (	0	0	0	0	0 (	0	0	0	0 (	0 0	D	0 (	) (	) (	0	0	0	0	0	0	0	0	0 0	) (	0 (
Id	RW	Field	Value Id	Va	lue						De	scrip	ptic	on																		
A	R	MICSTATUS										e re cryp						heo	ck p	erfo	orm	ed o	duri	ng t	he p	rev	iou	s				
			CheckFailed	0							Μ	C cł	hec	k fa	aileo	ł																
			CheckPassed	1							Μ	C cł	hec	k p	asse	ed																

#### Table 203: ENABLE

Bit	numb	er		31 30	29 2	28 2	27 2	62	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	10
Id																															A	A
Res	et			00	0 (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	) (	) (	) (	) (	0 (	0 0	) (	0	0
Id	RW	Field	Value Id	Value						De	scr	ipti	on																			
А	RW	ENABLE								Er	nab	le o	r di	isab	ole (	CCN	Λ															
			Disabled	0						D	isab	le																				
			Enabled	2						Er	nab	le																				



#### Table 204: MODE

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW MODE		The mode of operation to be used
	Encryption	0 AES CCM packet encryption mode
	Decryption	1 AES CCM packet decryption mode
A RW MODE	<i>"</i>	0 AES CCM packet encryption mode

#### Table 205: CNFPTR

Bit r	umb	er		31	. 30	) 29	9 28	82	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	31	21	11	0 9		8	7	6	5	4	3	2	1
Id				Α	Α	Α	Α	A	A	۹.	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	A	A	<b>۱</b>	<b>۱</b>	•	۰ ۱	Α /	4 ۵	Α.	Α
Res	et			0	0	0	0	0	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	) (	) (	) (	D (	) (	D	0
Id	RW	Field	Value Id	Va	lue	3							De	scri	ptic	on																				
А	RW	CNFPTR												int DN0			ne c															CN	1			

#### Table 206: INPTR

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			
Reset			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description	
A RW INPTR		Input pointer	

#### Table 207: OUTPTR

Bit	numbe	er		1 30	) 29	9 28	27	26	25	24	23	22	21	20	19	18 :	17 1	L6 :	15 1	14 1	L3 1	12 :	11	10	9	8	7	6	5	4	3	2	1	0
Id				AA	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α /	<b>A</b> /	A /	A A	۰ ۱	4 <i>4</i>	A /	Α.	<b>A</b> /	A /	A	Α	Α	Α	Α	Α	Α	Α	A
Res	et			0 (	0	0	0	0	0	0	0	0	0	0	0	D (	<b>)</b> (	) (	0 0	) (	) (	) (	D	<b>)</b> (	) (	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	/alue	3						Des	scri	ptic	on																				
А	RW	OUTPTR									Οu	itpu	ut p	oin	ter																			

#### Table 208: SCRATCHPTR

Bit number		31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id		<b>A A A A A A</b>		ΑΑ
Reset		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value	Description	
A RW SCRATCHPTR			Pointer to a "scratch" data area used for temporary storage	

Pointer to a "scratch" data area used for temporary storage during key-stream generation, MIC generation and encryption/ decryption. The scratch area is used for temporary storage of data during key-stream generation and encryption. 16 + MAXPACKETSIZE number of bytes must be reserved in RAM for this area.



# 25 Accelerated Address Resolver (AAR)

## **25.1 Functional description**

## 25.1.1 Resolving a resolvable address

A private resolvable address shall be composed of 6 bytes as illustrated in *Figure 54: Resolvable address* on page 128



#### Figure 54: Resolvable address

To resolve an address the ADDRPTR pointer must point to the least significant byte (LSB) of the resolvable address offset by 3 bytes to accommodate the packet header. The resolver is started by triggering the START task. A RESOLVED event is generated when and if the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRK0 to IRK15 starting from IRK0. How many to be used is specified by the NIRK register. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth* Specification<sup>9</sup>. The time it takes to resolve an address may vary depending on where in the list the resolvable address is located. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See product specification for more information about resolution time.

The AAR will not distinguish between public and random addresses. The AAR will also not distinguish between static and private addresses, or between private resolvable and private non-resolvable addresses.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.



#### Figure 55: Address resolution with packet preloaded into RAM

# 25.1.2 Use case example for chaining RADIO packet reception with resolving addresses with the AAR

The AAR may be started as soon as the 6 bytes required by the AAR has been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the least significant byte of the resolvable address within the received packet offset by 3 bytes to accommodate the packet header.

<sup>&</sup>lt;sup>9</sup> Bluetooth Specification Version 4.0 [Vol 3] chapter 10.8.2.3.





#### Figure 56: Address resolution with packet loaded into RAM by the RADIO

### 25.1.3 IRK data structure

The IRK data structure specified in *Table 209: IRK data structure overview* on page 129 is located in RAM at the memory location specified by the CNFPTR pointer register.

#### Table 209: IRK data structure overview

Property	Address offset	Description
IRKO	0	IRK number 0 (16 - byte)
IRK1	16	IRK number 0 (16 - byte)
IRK15	240	IRK number 15 (16 - byte)

#### 25.1.4 EasyDMA

The AAR implements EasyDMA for reading and writing to the RAM. The EasyDMA will have finished accessing the RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR, ADDRPTR and the SCRATCHPTR is not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

### 25.1.5 Shared resources

The AAR shares registers and other resources with other peripherals that have the same ID as the AAR. The user must therefore disable all peripherals that have the same ID as the AAR before the AAR can be configured and used. Disabling a peripheral that have the same ID as the AAR will not reset any of the registers that are shared with the AAR. It is therefore important to configure all relevant AAR registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 17 for details on peripherals and their IDs.

Address not resolved

#### 25.1.6 Register Overview

#### Table 210: Instances

NOTRESOLVED

Base address	Peripheral	Instance	Description
0x4000F000	AAR	AAR	Accelerated Address Resolver
Table 044.			
	Register Overvie	ew	
Register	Offset	Description	
Tasks			
START	0x000	Start resolving addresse	s based on IRKs specified in the IRK data structure
STOP	0x008	Stop resolving addresses	S
Events			
END	0x100	Address resolution proc	edure complete
RESOLVED	0x104	Address resolved	

0x108



Register	Offset	Description	
STATUS	0x400	Resolution status	
ENABLE	0x500	Enable AAR	
NIRK	0x504	Number of IRKs	
IRKPTR	0x508	Pointer to IRK data structure	
ADDRPTR	0x510	Pointer to the resolvable address	
SCRATCHPTR	0x514	Pointer to data area used for temporary storage	

## 25.1.7 Register Details

#### Table 212: INTENSET

Bit r	numbe	er		31	30	29	28	27	26	25	24	4 2	32	2 2	1 2	20	19	18	17	1	61	15	14	13	3 1	21	1 1	10	9	8	7	6	5	4	3	2	1	. (
Id																																				с	В	A
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	)	0	0	0	0	C	)	0	0	0	0	) (	)	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							D	esc	rip	tio	n																						
А	RW	END										٧	Vri	te '	1' t	οE	Ena	ble	e in	ter	ru	pt	on	El	٧D	eve	ent											
			Enabled	1								E	na	ble																								
В	RW	RESOLVED										V	Vri	te '	1' t	οE	Ena	ble	e in	ter	ru	pt	on	RE	SC	υLV	ΈD	ev	en	t.								
			Enabled	1								E	na	ble																								
С	RW	NOTRESOLVED										٧	Vri	te '	1' t	οE	Ena	ble	e in	ter	ru	pt	on	N	оτι	RES	SOL	VE	D e	eve	ent.							
			Enabled	1								E	na	ble																								

#### Table 213: INTENCLR

		Note: Write '0' has no ef	fect. When read this registe	r wil	ret	urn	the	va	lue d	of <mark>/</mark>	INT	EN.																							
Bit I	numbe	er		31	30 2	9 2	28 2	72	6 2!	52	24 2	32	2 2	12	0 1	19 :	18	17	16	15	14	13	3 1	21	1 1	0	9	8 7	' 6	5 5	; 4	L B	1 2	! 1	0
Id																																	С	В	Α
Res	et			0	0 0	0	0 (	0	0	0	0 (	0	0	0	0	0 (	וכ	0	0	0	0	0	0	0	C	) (	) (	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue						D	eso	crip	tior	۱																				
А	RW	END									1	Wri	te '	1' to	o C	lea	r in	ter	rup	ot c	n I	NL	) ev	/en	t.										
			Disabled	1							- 1	Disa	able																						
В	RW	RESOLVED									1	Wri	te '	1' to	o C	lea	r in	ter	rup	ot c	n /	RES	OL	VEL	) e	ven	t.								
			Disabled	1							1	Disa	able																						
С	RW	NOTRESOLVED									1	Wri	te '	1' to	o C	lea	r in	ter	rup	ot c	n /	VO'	TRE	so	LV	ED	eve	nt.							
			Disabled	1							I	Disa	able																						

#### Table 214: STATUS

Bit	numb	er		31 30	29	28 2	27 2	26 2	5 24	1 23	22	21	20 :	19 1	8 17	16	15	14	13 1	2 1	1 10	) 9	8	7	6	5	4	3	2 :	10
Id																												4 A	A	AA
Res	et			0 0	0	0 0	) (	) (	0	0	0	0	0 (	0 0	0	0	0	0	0 0	) ()	0	0	0	0	0	0	0 (	0 0	0	0
Id	RW	Field	Value Id	Value						D	escr	iptic	on																	
А	R	STATUS		[015]	]					Т	he I	RK t	hat	was	use	d la:	st tir	ne a	an a	ddro	ess v	was	res	olve	d					

#### Table 215: ENABLE

Bit	nu	ımbe	er		31 30	29	28	27	26	25	24	23	3 22	2 2:	L 2	) 1	91	8 1	7 1	L6 :	15	14	13	12	21	11	0 9	9	8	7	6	5	4	3	2	1	0
Id																																				Α	Α
Res	set	:			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	) (	0	0	0	0	0	0	0	0	) (	) (	D	0	0	0	0	0	0
Id	1	RW	Field	Value Id	Value	•						D	esc	ript	ion																						
А	1	RW	ENABLE									E	nał	ole	or d	lisa	ble	e AA	٨R																		
				Disabled	0							D	)isa	ble																							
				Enabled	3							E	nał	ble																							

#### Table 216: NIRK

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld		A A A A A
Reset	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW NIRK	[116]	Number of Identity root keys available in the IRK data structure

#### Table 217: IRKPTR

Bit	umbe	er		31 3	30 2	29 2	28 2	27 :	26	25 2	24 :	23 2	22 2	21 2	20 1	19 :	18 1	7 1	.6 1	.5 1	41	3 12	2 11	L 10	9	8	7	6	5	4	3	2	1	0
Id				A	A /	۸ ۸	A	Α.	Α.	A	A	A A	۱ <i>4</i>	<b>۱</b>	۱ <i>4</i>	A /	A A	A	A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A	A	A
Res	et			0 (	) (	) (	0 (	0 (	0	0 (	0 (	0 0	) (	) (	) (	) (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	D	0	)
Id	RW	Field	Value Id	Valı	Je						1	Des	crip	otio	n																			
А	RW	IRKPTR										Poi	nte	r to	the	e IR	Кd	ata	stru	uctu	ire													



#### Table 218: ADDRPTR

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	<b></b>	
Reset	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW ADDRPTR		Pointer to the resolvable address (6-bytes)

#### Table 219: SCRATCHPTR

Bit	numb	er		3	13	0 2	9 2	8 2	27 :	26 2	25	24	23	22	21	20	19	18	<b>3 1</b> 7	71	51	51	41	3 1	2 1	11	0	9 ;	B 7	6	5	; 4	3	2	1	0
Id				A	A	A	A		Α.	A	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	. 4	A		A	A	A	A	Α	Α	A	Α	Α	Α	Α
Res	et			0	0	0	0	0	) (	0 (	D	0	0	0	0	0	0	0	0	0	0	0	C	) (	0	) (	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	V	'alu	е							De	scri	pti	on																				
A	RW	SCRATCHPTR		Value												eso													ry s Ist l		age					



## 26 Serial Peripheral Interface (SPI) Master



#### Figure 57: SPI master

Note: RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

## **26.1 Functional description**

The SPI master as illustrated in *Figure 57: SPI master* on page 132 provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. These registers are double buffered to enable some degree of uninterrupted data flow in and out of the SPI master. The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

#### Table 220: SPI modes

Mode	Clock polarity CPOL	Clock phase CPHA
SPI_MODE	0	0
SPI_MODE	0	1
SPI_MODE	1	0
SPI_MODE	1	1

### 26.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 221: GPIO configuration* on page 133 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

#### Table 221: GPIO configuration

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSELSCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSELMOSI	Output	0
MISO	As specified in PSELMISO	Input	Not applicable

### 26.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used. Disabling a peripheral that have the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

#### 26.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register. Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 58: SPI master transaction* on page 134. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.





#### Figure 58: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see *Figure 59: SPI master transaction* on page 134. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.



Figure 59: SPI master transaction



## 26.2 Register Overview

#### Table 222: Instances

Base address	Peripheral	Instance	Description
0x40003000	SPI	SPIO	Serial Peripheral Interface
0x40004000	SPI	SPI1	Serial Peripheral Interface

#### Table 223: Register Overview

Register	Offset	Description
Events		
READY	0x108	TXD byte sent and RXD byte received
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSELSCK	0x508	Pin select for SCK
PSELMOSI	0x50C	Pin select for MOSI
PSELMISO	0x510	Pin select for MISO
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency
CONFIG	0x554	Configuration register

## 26.3 Register Details

#### Table 224: INTEN

Bit	numb	er		3	13	0 2	92	28 2	27 :	26	25	24	23	22	21	20	19	) 18	<b>3 1</b> 7	71	61	5 1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	)
Id																																			Α		
Res	et										0	0	0	0	0	0	0	0	0	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	0 (			
Id	RW	Field	Value Id	0 0 0 0 0 0 0 0 Value								De	scri	pti	on																						
А	RW	READY											Er	ab	e o	r d	isal	ble	int	err	upt	: or	ח <b>R</b>	EAI	DY (	eve	nt										
			Disabled	0									Di	sab	le																						
			Enabled	1									Er	ab	е																						
			Enabled	1									Er	ab	e																						

#### Table 225: INTENSET

		Note: V	Vrite '0' has no effect. When read this registe	ŕW	ill re	tur	n th	e v	alue	of	f IN	TEN	Ι.																						
Bit	numb	er		31	L 30	29	28	27	26 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id																																	Α		
Res	et			0	0	0	0	0	0 0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue							De	scri	pti	on																				
А	RW	READY										W	rite	e '1'	to	Ena	able	e int	err	upt	on	RE	AD	Y e	ven	t.									
			Enabled	1								Er	ab	e																					

#### Table 226: INTENCLR

		Note: V	/rite '0' has no effect. When read this registe	r wi	ill re	tur	n th	ne v	/alu	e o	f //	ITEI	٧.																						
Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	) 19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																	Α		
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	D
Id	RW	Field	Value Id	Va	lue							De	scr	ipti	on																				
А	RW	READY										W	/rite	e '1'	' to	Cle	ari	inte	rru	pt o	on <mark>/</mark>	REA	DY	eve	nt.										Ξ.
			Disabled	1								D	isał	ole																					

#### Table 227: ENABLE

Bit r	numb	er		31 30	29 2	28 2	27 2	6 2	5 24	23	22 2	21 :	20 :	19	18 :	17 :	16	15	14	13 :	12 :	11 1	.0 9		37	7 (	6	5 4	4 3	2	1	. 0
Id																														Α	Α	Α
Res	et									0	0 (	)	0 (	0	0 (	0 (	D	0	0	0 (	) (	) (	0	0	0	0	) (	) (	0	0	0	0
Id	RW	Field	Value Id	Value						De	scrip	otic	n																			
Α	RW	ENABLE								Er	able	e or	dis	abl	le Sl	ΡI																
			Disabled	0						Di	sabl	e S	ΡI																			
			Enabled	1						Er	able	e SF	יו																			



#### Table 228: PSELSCK

Bit	numb	er		31 30 29 3	28 27	7 26	25 2	4 2	3 22	21	20 1	9 18	3 17	16	15 1	4 13	12	11 10	9	8	7 (	55	4	3	2	10
Id				<b>A A A</b>	A A	Α	AA	A	Α	Α	A A	A	Α	Α.	A A	Α	A	A A	Α	A	A A	A	Α	A	A A	AA
Res	et			1 1 1 1	1 1	. 1	1	1	1 1	1	1	1	1 1	1	1	L 1	1	1 :	ι 1	1	1	1 :	11	1		
Id	RW	Field	Value Id	Value				D	escr	iptio	on															
А	RW	PSELSCK		A A A A A A A A A A A A A A A A A A A						umt	ber co	onfi	gura	tion	for :	SPI S	CK si	gnal								
			Disconnected	<b>1 1 1 1 1 1 1</b> Value [031]					Disco	nne	ect															

#### Table 229: PSELMOSI

Bit	numb	er		31	30	29 :	28 2	7 2	6 25	5 24	1 23	22	21	20	19	18 1	L7 1	6 1	5 1	4 13	3 1 2	11	10	9	8	7	6	5	4	3	2	1	0
Id				A A A A A A A A A A 1 1 1 1 1 1 1 1						Α	Α	Α	Α	Α	Α	A	A A	A	A	Α	Α	Α	Α	Α	Α	Α	A	A.	A	4	4	A	A
Res	et			1 1 1 1 1 1 1 1						1	1	1	1	1	1	1 1	1	. 1	1	1	1	1	1	1	1	1	1 :	1	1 :	1 :	L :	1 :	L
Id	RW	Field	Value Id								De	scri	ptic	on																			
А	RW	PSELMOSI		[031]							Pi	n n	umb	ber	con	figu	rati	ont	for S	SPI I	MO	SI si	gna	I									
			Disconnected								D	isco	nne	ect																			

#### Table 230: PSELMISO

Bit r Id	umbe	er		31 3 A A																												
Rese	et			1 1 1 1 1 1 1 1						L 1	. 1	. 1	1	1	1	1	1	1 1	11	1	1	1	1	1	1	1	1	1 :	1 :	1	1 1	
Id	RW	Field	Value Id	A A A A A A A A A 1 1 1 1 1 1 1 1 <mark>Value</mark>						C	)es	cript	ion																			l
А	RW	PSELMISO		Value [031]							Pin	nun	nbe	r co	nfig	ura	tion	for	SPI	MIS	O s	igna	l I									Ξ.
			Disconnected	0xFF	Value						Disc	conr	ect																			

#### Table 231: RXD

Bit r	umb	er		31 3	30 2	9 2	8 27	26	25	24	23	22 2	21 2	20 1	9 1	8 17	16	15	14 :	L <b>3</b> 1	12 1	1 10	) 9	8	7	6	5	4	3	2	1	0
Id																									Α	Α	Α.	Α	A	Α.	Α.	A
Rese	et			0 (	0 0	0	0	0	0	0	0	0 (	) (	0 0	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0	0 (	וכ	0	)
Id	RW	Field	Value Id	Valu	Je						Des	crip	otio	n																		
А	R	RXD									RX	dat	a re	ecei	/ed.	Do	uble	but	ffere	ed												Ξ.

#### Table 232: TXD

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW TXD	TX data to send. Double buffered

#### Table 233: FREQUENCY

Bit n Id Rese	umbe et	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4   A<	AAAA
Id	RW	Field	Value Id	Value Description	
А	RW	FREQUENCY		SPI master data rate	
			K125	0x02000000 125 kbps	
			K250	0x04000000 250 kbps	
			K500	0x08000000 500 kbps	
			M1	0x10000000 1 Mbps	
			M2	0x20000000 2 Mbps	
			M4	0x40000000 4 Mbps	
			M8	0x80000000 8 Mbps	

#### Table 234: CONFIG

Bit r	numb	er		31 3	0 29	28	27 2	26 2	5 24	1 23	22	21	20 :	19 :	18 1	7 1	.6 1	51	4 1	31	2 1	1 10	9	8	7	6	5 4	13	2	1 0
Id																													С	ΒA
Rese	et			0 0	0	0	0 (	0 0	0	0	0	0 (	0 (	0 (	) (	) (	0	0	0	0	0	0	0	0	0 (	) (	) ()	0	0	0 0
Id	RW	Field	Value Id	Valu	e					De	scri	ptio	n																	
А	RW	ORDER								Bi	t or	der																		
			MsbFirst	0						Μ	lost	sign	hific	ant	bit	shi	ted	ou	t fir	st										
			LsbFirst	1						Le	east	sign	hific	ant	bit	shi	fted	ou	t fir	st										
В	RW	СРНА								Se	erial	clo	ck (S	SCK	) ph	ase	9													
			Leading	0						Sa	amp	le o	n le	adi	ng e	edge	e of	clo	ck, :	shi	ft se	rial	data	a or	l tra	iling	3			
										ec	dge																			
			Trailing	1						Sa	amp	le o	n tr	ailiı	ng e	dge	e of	clo	ck, s	shif	t se	rial	data	a on	lea	ding	3			
										ec	dge																			
С	RW	CPOL								Se	erial	clo	ck (S	SCK	) po	lari	ty													
			ActiveHigh	0						A	ctive	e hig	gh																	
			ActiveLow	1						A	ctive	e lov	N																	



# 27 SPI Slave (SPIS)

SPIS is a SPI slave with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.



Figure 60: SPI slave

## **27.1 Pin configuration**

The different signals CSN, SCK, MOSI, and MISO associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated SPI slave signal will not be connected to any physical pins.

The PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see *POWER* chapter for more information about power modes. PSELCSN, PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in *Table 235: Pin configuration* on page 137 prior to enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

#### Table 235: Pin configuration

SPI signal	SPI pin	Direction	Output value Comment
CSN	As specified in PSELCSN	Input	Not applicable
SCK	As specified in PSELSCK	Input	Not applicable
MOSI	As specified in PSELMOSI	Input	Not applicable



SPI signal	SPI pin	Direction	Output value	Comment
MISO	As specified in PSELMISO	Input	Not applicable	Emulates that the SPI slave is not selected.

## 27.2 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used. Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 17 shows which peripherals have the same ID as the SPI slave.

## 27.3 EasyDMA

The SPI Slave implements EasyDMA for reading and writing to and from the RAM. The EasyDMA will have finished accessing the RAM when the END event is generated.

If the TXDPTR and the RXDPTR are not pointing to the Data RAM region, an EasyDMA transfer will result in a HardFault. See *Memory* on page 15 for more information about the different memory regions.

## 27.4 SPI slave operation

SPI slave uses two memory pointers, RXDPTR and TXDPTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively, see *Figure 60: SPI slave* on page 137. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

Before the CPU can safely update the RXDPTR and TXDPTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXDPTR and TXDPTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in *Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 139. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXDPTR register, the TXDPTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in *Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 139, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXDPTR and RXDPTR between granted transactions, the



same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END\_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END\_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The AMOUNTRX and AMOUNTTX registers are updated when a granted transaction is completed. The AMOUNTTX register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the AMOUNTRX register indicates how many bytes were written into the RX buffer in the last transaction.



Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled



## 27.5 Register Overview

#### Table 236: Instances

Base address	Peripheral	Instance	Description
0x40004000	SPIS	SPIS1	SPI Slave

#### Table 237: Register Overview

Register	Offset	Description
Tasks		
ACQUIRE	0x024	Acquire SPI semaphore
RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it
Events		
END	0x104	Granted transaction completed
ACQUIRED	0x128	Semaphore acquired
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
SEMSTAT	0x400	Semaphore status register
STATUS	0x440	Status from last transaction
ENABLE	0x500	Enable SPI slave
PSELSCK	0x508	Pin select for SCK
PSELMISO	0x50C	Pin select for MISO
PSELMOSI	0x510	Pin select for MOSI
PSELCSN	0x514	Pin select for CSN
RXDPTR	0x534	RXD data pointer
MAXRX	0x538	Maximum number of bytes in receive buffer
AMOUNTRX	0x53C	Number of bytes received in last granted transaction
TXDPTR	0x544	TXD data pointer
MAXTX	0x548	Maximum number of bytes in transmit buffer
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

## 27.6 Register Details

#### Table 238: SHORTS

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6	5	4	3	21	. 0
Id								ŀ	۱.	
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0 (	0 (	0 0	0	0
Id	RW	Field	Value Id	Value Description						
А	RW	END_ACQUIRE		Shortcut between END event and ACQUIRE task						
			Disabled	0 Disable shortcut						
			Enabled	1 Enable shortcut						

#### Table 239: INTEN

Bit r Id	umbe	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 B	9	8	7	6	5	4	3	2	1 A	0
Rese	t			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							De	scri	pti	on																				
А	RW	END										En	abl	e o	r di	isak	ole i	nte	rru	pt o	on <mark>/</mark>	ND	ev	ent											
			Disabled	0								Di	sab	le																					
			Enabled	1								En	abl	e																					
В	RW	ACQUIRED										En	abl	e o	r di	isak	ole i	nte	rru	pt o	on 🖊	ACC	UII	RED	eve	ent									
			Disabled	0								Di	sab	le																					
			Enabled	1								En	abl	e																					

#### Table 240: INTENSET

		Note: Write '0'	has no effect. When read this regis	ter wil	l ret	turr	n th	e v	alue	e of	f INT	ΈN																							
Bit r	numb	er		31	30 :	29	28	27	26	25	24 2	23 2	22 2	1 2	20 :	19	18	17	16	15	14	<b>1</b> 1	31	21	.1 1	.0	9 8	37	1	6	5	4	3	2 1	10
Id																									В	3								Α	ι,
Rese	et			0	0 (	0	0	0	0	0	0 (	) (	0 0	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	) (	) (	0 (	0	0
Id	RW	Field	Value Id	Val	ue						1	Des	crip	tio	n																				
Α	RW	END										Wr	ite '	1' 1	to E	Ena	ble	int	err	upt	10	n <mark>E</mark>	ND	ev	ent.										
			Enabled	1								Ena	able																						
В	RW	ACQUIRED										Wr	ite '	1' 1	to E	Ena	ble	int	err	upt	0	ח <mark>A</mark>	cQ	UIR	ED	eve	ent.								
			Enabled	1								Ena	able																						



#### Table 241: INTENCLR

		Note: Write '0' has	no effect. When read this	register will return the val	e of <i>INTEN</i> .
Bit r	umb	er		31 30 29 28 27 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id					B A
Res	et			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
А	RW	END			Write '1' to Clear interrupt on END event.
			Disabled	1	Disable
В	RW	ACQUIRED			Write '1' to Clear interrupt on ACQUIRED event.
			Disabled	1	Disable

#### Table 242: SEMSTAT

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	3 1	71	6 1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																			Α	Α
Res	et			0	0	D	0	0	0	0	0	0	0	0	0	0	0	0	0	(	) (	D	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Id	RW	Field	Value Id	Va	lue							De	scri	ipti	on																					
А	R	SEMSTAT										Se	ema	pho	ore	sta	atus	5																		
			Free	0								Se	ema	pho	ore	is t	free	9																		
			CPU	1								Se	ema	pho	ore	is a	assi	ign	ed	to	CP	U														
			SPIS	2								Se	ema	pho	ore	is a	assi	ign	ed	to	SPI	sla	ve													
			CPUPending	3								Se	ema	pho	ore	is a	assi	ign	ed	to	SPI	bu	t a	hai	ndo	ovei	· to	the	CP	U is	s					
												pe	endi	ing																						

#### Table 243: STATUS

		Note: Individual bits	are cleared by writing a '1' to	the ł	oits	that	t sł	hall	be	e cle	ear	ed																													
Bit r	numb	er		3	1 30	) 29	2	82	7 2	26 2	25	24	1 23	22	21	20	) 1	9 1	8	17	1	51	5	14	11	3	12	1:	11	0 9	9	8	7	6	5	4	4 :	3	2	1	0
Id																																								В	Α
Rese	et			0	0	0	0	0	) (	0 0	)	0	0	0	0	0	0	) (	)	0	0	C	)	0	0		0	0	0	0		0	0	0	0	0	0	(	)	0	0
Id	RW	Field	Value Id	V	alue	3							De	scr	ipti	on																									
А	RW	OVERREAD											ТΧ	ίbι	ıffe	r o	ve	er-re	ead	d d	et	ect	e	d, i	an	d p	ore	ve	nte	ed											
			NotPresent	0									Re	ead	: er	ror	r n	ot j	ore	ese	nt																				
			Present	1									Re	ad	: er	ror	гp	res	en	t																					
			Clear	1									W	rite	e: cl	ea	r e	erro	r c	n	wr	itir	١g	'1																	
В	RW	OVERFLOW											RX	(bi	uffe	r o	ve	erflo	w	de	ete	cte	ed	, a	nd	р	re۱	/er	nte	d											
			NotPresent	0									Re	ad	: er	ror	r n	ot j	ore	ese	nt																				
			Present	1									Re	ad	: er	ror	гp	res	en	t																					
			Clear	1									W	rite	e: cl	ea	r e	erro	r c	n	wr	itir	١g	'1	1																
В	RW	OVERFLOW	Clear NotPresent Present	1 1 0 1 1									W RX Re Re	rite ( bu ead ead	e: cl uffe : er : er	r o ror	r e ive r n r p	erro erflo ot j res	r c ow ore en	on de ese t	ete nt	cte	ed	, a	nd	р	re۱	/er	nte	d											

#### Table 244: ENABLE

Bit r	numl	per		31 30 2	9 28	3 27	26	25	24	23	22	21	20	19	18	3 17	16	5 15	i 14	1 13	3 12	2 11	10	) 9	8	7	6	5	4	3	2	1 (
Id																																A A
Rese	et			000	0 (	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	/ Field	Value Id	Value						Des	cri	ptic	on																			
Α	RW	ENABLE								Ena	abl	e o	r di	sak	ole	SPI	sla	ve														
			Disabled	0						Dis	abl	le S	PI s	slav	/e																	
			Enabled	2						Ena	abl	e SI	PI s	lav	e																	

#### Table 245: PSELSCK

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		<b>A A A A A A A</b>	A A A A A A A A A A A A A A A A A A A
Reset		1 1 1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
Id RW Field	Value Id	Value	Description
A RW PSELSCK		[031]	Pin number configuration for SPI SCK signal
	Disconnected	OxFFFFFFF	Disconnect

#### Table 246: PSELMISO

Bit	numb	er		31	1 30	) 29	9 28	3 27	26	25	24	23	22	21	20	19	18 1	71	61	51	4 13	3 12	2 11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A	A A	A	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1 :	11	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	alue	3						De	scri	ptic	on																			
А	RW	PSELMISO		[0	31	L]						Pi	n nu	ımt	ber (	con	figur	ati	on f	or S	SPI I	MIS	O si	gna	l I									
			Disconnected	0х	FFF	FFF	FFF					Di	scol	nne	ct																			

#### Table 247: PSELMOSI

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id				~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
Res	et			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW	Field	Value Id	Value Description
А	RW	PSELMOSI		[031] Pin number configuration for SPI MOSI signal
			Disconnected	0xFFFFFFF Disconnect



#### Table 248: PSELCSN

Bit	numb	er		31 30	29 2	8 27	7 26	25	24	23	22 2	12	0 19	9 18	17	16	15 :	14 1	3 12	2 11	10	9	8	7	6	54	3	2	1 0
Id				ΑΑ	A A	Α	Α	Α	A	Α.	A A	A	A	Α	Α	Α	A	A A	A	Α	Α	Α	Α	A	A A	A	Α	Α	A A
Res	et			1 1	1 1	1	1	1	1	1	1 1	1	1	1	1	1	1 :	11	1	1	1	1	1	1	11	. 1	1	1	1 1
Id	RW	Field	Value Id	Value						Des	crip	tior	n																
А	RW	PSELCSN		[031	]					Pir	n nur	nbe	er co	nfig	gura	tion	for	SPI	CSN	sig	nal								
			Disconnected	0xFFF	FFFFF					Dis	con	nec	t																

#### Table 249: RXDPTR

Bit	numb	er		31 30	) 29	28	27 2	26 2	25 2	24 2	23 2	22 2	21 2	20 1	91	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				A A	Α	Α	A	Α /	Α /	A	A	A A	A /	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0 0	0	0	0 (	0 (	0 (	0 (	D (	0 0	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value	2					1	Des	crip	otio	n																			
А	RW	RXDPTR									RX	D da	ata	poir	nter																		

#### Table 250: MAXRX

Bit	umbe	er		31 30 2	9 28 2	7 26	5 25	24	23 2	2 21	20	19	18 1	171	6 1!	5 14	13	12	11 :	10 9	8 (	7	6	5	4	3	2	10
Id																						Α	Α	Α	Α	A A	A	A A
Res	et			000	0 0	0	0	0	0 0	0	0	0	0 (	) (	0	0	0	0	D (	0 0	0	0	0	0	0	0 0	0	0 (
Id	RW	Field	Value Id	Value					Desc	cript	ion																	
А	RW	MAXRX							Max	ximu	ım r	numl	ber	of by	/tes	in r	ece	ive ł	ouff	er								

#### Table 251: AMOUNTRX

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
А	R	AMOUNTRX		Number of bytes received in the last granted transaction

#### Table 252: TXDPTR

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	210
Id			. A A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Id RW Field	Value Id	Value Description	
A RW TXDPTR		TXD data pointer	

#### Table 253: MAXTX

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW MAXTX		Maximum number of bytes in transmit buffer

#### Table 254: AMOUNTTX

Bit	numb	er		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
ld					A A A A A A A A A A A A A A A A A A A					
Reset		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							
Id	RW	Field	Value Id	Value	Description					
А	R	AMOUNTTX		Number of bytes transmitted in last granted transaction						

#### Table 255: CONFIG

Bit number Id			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 C B A
Rese	et		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
A F	RW ORDER			Bit order
		MsbFirst	0	Most significant bit shifted out first
		LsbFirst	1	Least significant bit shifted out first
В	RW CPHA			Serial clock (SCK) phase
		Leading	0	Sample on leading edge of clock, shift serial data on trailing
		Tasilias	1	edge
		Trailing	1	Sample on trailing edge of clock, shift serial data on leading edge
С	RW CPOL			Serial clock (SCK) polarity
		ActiveHigh	0	Active high
		ActiveLow	1	Active low



#### Table 256: DEF

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Id			A A A A A A A A A A A A A A A A A A A							
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							
Id RW Field	Value Id	Value	Description							
A RW DEF			Default character. Character clocked out in case of an ignored							
			transaction.							

#### Table 257: ORC

Bit number	31 30 29 28 27	27 26 25 24 23 22 2	21 20 19 18 17	16 15 14 1	3 12 11 :	10 9	87	6	54	3	2	1 0	
Id							Α	A	A A	Α	AA	AA	
Reset	0 0 0 0 0	000000	00000	0000	00	0 0	0 0	0 (	0 0	0	0 0	0 (	
Id RW Field	Value Id	Value	Descrip	otion									
A RW ORC		Over-read character. Character clocked out after an over-read of the transmit buffer.											



# 28 I<sup>2</sup>C compatible Two Wire Interface (TWI)



#### Figure 62: TWI master's main features

## **28.1 Functional description**

The TWI master is compatible with I<sup>2</sup>C operating at 100 kHz and 400 kHz. This TWI master is not compatible with CBUS. As illustrated in *Figure 62: TWI master's main features* on page 144, the TWI transmitter and receiver are single buffered.

A TWI setup comprising one master and three slaves is illustrated in *Figure 63: A typical TWI setup comprising one master and three slaves* on page 144. This TWI master is only able to operate as the only master on the TWI bus.



#### Figure 63: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

## 28.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSELSCL and PSELSDA registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated TWI master signal is not connected to any physical pin. The PSELSCL and PSELSDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSELSCL and PSESDA must only be configured when the TWI is disabled.


To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 258: GPIO configuration* on page 145.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

#### Table 258: GPIO configuration

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSELSCL	Input	S0D1	Not applicable
SDA	As specified in PSELSDA	Input	S0D1	Not applicable

### 28.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI. Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 17 shows which peripherals have the same ID as the TWI.

### 28.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in *Figure 64: The TWI master writing data to a slave* on page 145. Occurrence 3 in *Figure 64: The TWI master writing data to a slave* on page 145 illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.



Figure 64: The TWI master writing data to a slave



The TWI master write sequence is stopped when the STOP task is triggered whereupon the TWI master will generate a stop condition on the TWI bus.

### 28.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in *Figure 65: The TWI master reading data from a slave* on page 146. Occurrence 3 in *Figure 65: The TWI master reading data from a slave* on page 146 illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.



Figure 65: The TWI master reading data from a slave

### 28.6 Master repeated start sequence

*Figure 66: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between* on page 147 illustrates a typical repeated start sequence where the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.





# Figure 66: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between

To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

### 28.7 Register Overview

#### Table 259: Instances

Base address	Peripheral	Instance	Description
0x40003000	TWI	TWI0	I2C compatible Two-Wire Interface
0x40004000	TWI	TWI1	I2C compatible Two-Wire Interface

#### Table 260: Register Overview

Register	Offset	Description
Tasks		
STARTRX	0x000	Start TWI receive sequence
STARTTX	0x008	Start TWI transmit sequence
STOP	0x014	Stop TWI transaction
SUSPEND	0x01C	Suspend TWI transaction
RESUME	0x020	Resume TWI transaction
Events		
STOPPED	0x104	TWI stopped
RXDREADY	0x108	TWI RXD byte received
TXDSENT	0x11C	TWI TXD byte sent
ERROR	0x124	TWI error
BB	0x138	TWI byte boundary, generated before each byte that is sent or received
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSELSCL	0x508	Pin select for SCL
PSELSDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency
ADDRESS	0x588	Address used in the TWI transfer



### 28.8 Register Details

#### Table 261: SHORTS

Bit i Id Rese	numbe et	er			30 : 0 (																						В	A
Id	RW	Field	Value Id	Va	lue				Des	scri	ptic	on																
A	RW	BB_SUSPEND	Disabled Enabled	0 1					Dis	sab	cut le s e sł	hor	tcu	ıt	BB	eve	ent	and	SU	SPE	ND	tasl	¢					
В	RW	BB_STOP	Disabled Enabled	0 1					Dis	sab	cut le s e sł	hor	tcu	ıt	BB	eve	ent	and	ST	OP 1	ask							

#### Table 262: INTEN

Bit r Id	numb	er		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 E D C B A
Rese	et			0 0 0 0 0 0	
Id	RW	Field	Value Id	Value	Description
А	RW	STOPPED			Enable or disable interrupt on STOPPED event
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	RXDREADY			Enable or disable interrupt on RXDREADY event
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	TXDSENT			Enable or disable interrupt on TXDSENT event
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ERROR			Enable or disable interrupt on ERROR event
			Disabled	0	Disable
			Enabled	1	Enable
E	RW	BB			Enable or disable interrupt on <i>BB</i> event
			Disabled	0	Disable
			Enabled	1	Enable

#### Table 263: INTENSET

		Note: Write '0' has no ef	fect. When read this registe	r w	ill re	etur	rn th	ne v	alue	of	INT	EN.																							
Bit r	umbe	er		31	L 30	29 (	28	27	26 2	25 2	24 :	23 2	22 :	21 2	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Id																					Е					D		С					В	Α	
Rese	et			0	0	0	0	0	0 (	) (	) (	0 (	0 (	0 (	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue	2						Des	cri	ptio	n																				
А	RW	STOPPED		1								Wr	ite	'1' 1	to I	Ena	ıble	int	eri	up	or	I <i>S</i> 7	OP	PEL	ev	ent									
			Enabled	1								Ena	able	9																					
В	RW	RXDREADY		1							Wr	ite	'1' 1	to I	Ena	ıble	int	eri	up	or	R)	(DR	EAI	DY e	ever	nt.									
			Enabled	1								Ena	able	9																					
С	RW	TXDSENT										Wr	ite	'1' t	to I	Ena	ble	int	eri	up	or	T)	DSI	ENT	ev	ent									
			Enabled	1								Ena	able	9																					
D	RW	ERROR										Wr	ite	'1' 1	to I	Ena	ıble	int	eri	up	or	I EF	RO	<mark>R</mark> e	ven	t.									
			Enabled	1								Ena	able	e																					
Е	RW	BB										Wr	ite	'1' t	to I	Ena	ble	int	eri	up	or	BE	ev	ent											
			Enabled	1								Ena	able	e																					

#### Table 264: INTENCLR

		Note: Write '0' has no e	effect. When read this registe	er wil	l ret	urn	the	value	e of	f	NTEN																							
Bit I	numb	er		31	30 2	9 2	8 27	26	25	24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	L 10	9	8	7	6	5	4	3	2	1	0
Id																				Е					D		С					В	Α	
Res	et			0	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue						Des	cri	ptio	n																				
Α	RW	STOPPED									W	ite	11	to	Clea	ar i	nter	rup	ot c	n <mark>S</mark>	то	PPE	De	eve	nt.									
			Disabled	1							Dis	ab	le																					
В	RW	RXDREADY									W	ite	111	to	Clea	ar i	nter	rup	ot c	n <mark>R</mark>	XC	REA	D	<b>/</b> ev	ent	t.								
			Disabled	1							Dis	ab	le																					
С	RW	TXDSENT									W	ite	111	to	Clea	ar i	nter	rup	ot c	n 7	XD	SEN	IT e	evei	nt.									
			Disabled	1							Dis	ab	le																					
D	RW	ERROR									W	ite	111	to	Clea	ar i	nter	rup	ot c	n <mark>E</mark>	RR	OR	eve	ent.										
			Disabled	1							Dis	ab	le																					
E	RW	BB									W	ite	'1' 1	to	Clea	ar i	nter	rup	ot c	n 🖪	BB e	ever	nt.											
			Disabled	1							Dis	ab	le																					



#### Table 265: ERRORSRC

		Note: Individual bits are	cleared by writing a '1' to t	ne b	its tł	hat	shal	lb	e cl	eare	ed.	Writ	ting	g a '(	)' v	vill I	nav	e n	o e	ffe	ct.														
	numbe	r		31	30	29	28 2	27	26	25	24	23 2	22 2	21 2	0 1	19 1	18 :	17	16	15	14	13	12	21	1 1	0 9	8 6	7	6	5	4	3	2	1	0
Id				0	~	~		•	~	~ .	^		. ,						•	•	~	~	^	•	~	~	•	•	~	~	~	~	C	B	A
Rese		riald.	Malue Id	· ·		U	0 (	0	U	0 1	U	0 0				, (	, ,	,		U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
Id		Field	Value Id	Va	alue							Desc																							
А	RW	OVERRUN										Ove	erru	ın e	rro	r																			
												A st	tart	cor	ndi	tion	ı is	rec	eiv	ed	wł	ile	the	e p	revi	ou	s da	ta s	still	lies	in				
												RXD	D (P	revi	iou	s da	ata	is l	ost	)															
			NotPresent	0								Rea	nd:	erro	or n	ot	ore	ser	t																
			Present	1								Rea	d:	erro	or p	res	ent																		
			Clear	1								Wri	ite:	clea	ar e	erro	r o	n v	riti	ng	'1'														
В	RW	ANACK										NAC	CK	rece	eive	ed a	fte	r se	end	ing	th	e a	ddi	res	s (w	vrit	e '1'	to	cle	ar)					
			NotPresent	0								Rea	d:	erro	or n	ot	ore	ser	t																
			Present	1								Rea	d:	erro	or p	res	ent																		
			Clear	1								Wri	ite:	clea	ar e	erro	r o	n v	riti	ng	'1'														
С	RW	DNACK										NAC	CK	rece	eive	ed a	fte	r se	nd	ing	а	dat	a b	yte	e (w	rite	e '1'	to	clea	ar)					
			NotPresent	0								Rea	nd:	erro	or n	ot	ore	ser	t																
			Present	1								Rea	nd:	erro	or p	res	ent																		
			Clear	1								Wri							riti	ng	'1'														
			Clear	T								VVII	nte:	cied	are	erro	or O	n v	mu	ng	T														

#### Table 266: ENABLE

Bit I Id	num	ber		31 30	29	28	27 2	6 25	5 24	23 2	22 2	12	0 1	9 18	17	16	15	14 :	13 1	2 1:	1 10	9	8	7	6	5	4		1 0 A A
Res				0 0		0	0 0	0	0					0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0		
Id	RV		Value Id	Value						Des	cript able			h la '	T\A/I	1													
А	RV	/ ENABLE	Disabled	0							able			bie															
			Enabled	5						Ena	able	τw	'I																

#### Table 267: PSELSCL

Bit	number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A	
Res	et	1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW Field Value Id	Value	Description
А	RW PSELSCL	[031]	Pin number configuration for TWI SCL signal
	Disconne	cted 0xFFFFFFF	Disconnect

#### Table 268: PSELSDA

Bit	numb	er		31 30 29	28 2	7 26	25 2	24 2	23 23	2 21	20	19	18 1	7 16	15	14	13 1	2 11	10	9	8	7 (	65	4	3	2	1 0
Id				ΑΑΑ	A A	A	A	A A	A A	Α	Α.	A	A A	Α	Α	Α.	A A	Α	Α	Α	A /	A A	A	Α	A	A /	A A
Res	et			1 1 1	1 1	1	1 1	11	1	1	1	1 :	11	1	1	1	11	1	1	1	1 1	ι 1	. 1	1	1 :	1 1	11
Id	RW	Field	Value Id	Value				0	Desc	ripti	on																
A	RW	PSELSDA	Disconnected	[031] 0xFFFFFF	FF				Pin ı Disc			con	figur	atio	n fo	r TV	VI SD	A si	gnal								

#### Table 269: RXD

Di+	numb	<b>~</b> r		31 30	20	20	27	26	25	24	22	22	21	20	10	10	17	16	10	14	13	17	11	10	۱ <b>۵</b>	0	7	6	E	4	2	2	1	•
DIU	unib	ei		JI 30	29	20	21	20	25	24	25	22	21	20	19	10	1/	10	12	14	13	12		. 10	, ,	0								-
Id																															Α			
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	/alue							De	scri	pti	on																				
А	R	RXD									R۷	(D i	egi	ster	•																			

#### Table 270: TXD

Bit	numb	er		31 30 2	9 28 2	7 26	25 2	4 23	3 22	21	20 :	19 1	8 17	16	15	14 :	13 1	<b>2 1</b> 1	L 10	9	8	7	6	5	4	3	2 :	10
Id																						Α	Α.	Α.	A	A A	A	AA
Res	et			000	0 0	0	0 0	0	0	0	0 (	0 0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value				D	escr	iptic	on																	
А	RW	TXD						Т	ЪХD	regis	ter																	

#### Table 271: FREQUENCY

Bit Id Re	numb set	er		A	A	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	A	A	Α	Α	Α	Α	Α	Α	Α	A	A	Α	A	A A	<b>م</b>	A A	A	10 AA 00
Id	RW	Field	Value Id	Va	alue	2						D	esc	ript	ion																			
A	RW	FREQUENCY	K100 K250 K400	0х	<019 <04( <06(	000	000	)				1 2	00 50	ma kbp kbp kbp	IS IS	r clo	ock	fre	que	ency	/													



#### Table 272: ADDRESS

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW ADDRESS		Address used in the TWI transfer



# 29 Universal Asynchronous Receiver/Transmitter (UART)



#### Figure 67: UART configuration

### **29.1 Functional description**

The UART implements support for the following features:

- Full-duplex operation
- Automatic flow control
- Parity checking and generation for the 9<sup>th</sup> data bit

As illustrated in *Figure 67: UART configuration* on page 151, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

### **29.2 Pin configuration**

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSELRXD, PSELRTS, PS

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in *Table 273: GPIO configuration* on page 151.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

#### Table 273: GPIO configuration

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

### 29.3 Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART. Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be



configured and used. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

### 29.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task. Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 68: UART transmission* on page 152. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.



Figure 68: UART transmission

### 29.5 Reception

A UART reception sequence is started by triggering the STARTRX task. The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see *Figure 69: UART reception* on page 153.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in *Figure 69: UART reception* on page 153. The UART will be able to receive up to four bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period equal to the



time it takes to send four bytes on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and therefore can also generate a new event, immediately after the RXD register is read (emptied) by the CPU.



#### Figure 69: UART reception

As indicated in occurrence 2 in *Figure 69: UART reception* on page 153, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

### 29.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task. SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

### **29.7 Error conditions**

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

### 29.8 Using the UART without flow control

If flow control is not enabled the interface will behave as if the CTS and RTS lines are kept active all the time.

### 29.9 Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.



### 29.10 Register Overview

#### Table 274: Instances

-			
Base address	Peripheral	Instance	Description
0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter

#### Table 275: Register Overview

Register	Offset	Description
Tasks		
STARTRX	0x000	Start UART receiver
STOPRX	0x004	Stop UART receiver
STARTTX	0x008	Start UART transmitter
STOPTX	0x00C	Stop UART transmitter
SUSPEND	0x01C	Suspend UART
Events		
CTS	0x100	CTS is activated (set low). Clear To Send.
NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
RXDRDY	0x108	Data received in RXD
TXDRDY	0x11C	Data sent from TXD
ERROR	0x124	Error detected
RXTO	0x144	Receiver timeout
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSELRTS	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
PSELCTS	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

### **29.11 Register Details**

#### Table 276: INTEN

Bit r	numbe	er		31	30 2	29 2	8 27	7 26	25	24	23 2	22 2	21 20	0 19	9 18	3 17	16	15 :	4 1	3 12	2 11	L 10	9	8	7	65	54	3	2	10
Id																F							Е		D				СВ	3 A
Rese	et			0	0 0	) (	0	0	0	0	0 0	0 0	0 (	0	0	0	0	0 (	) (	0	0	0	0	0	0 0	) (	0	0	0 0	0 (
Id	RW	Field	Value Id	Val	ue						Des	crip	tion	1																
А	RW	CTS									Ena	able	or c	disa	ble	inte	rrup	ot or	n CT	S ev	ent									
			Disabled	0							Dis	able	9																	
			Enabled	1							Ena	able																		
В	RW	NCTS									Ena	able	or c	disa	ble	inte	rrup	ot or	n NC	TS e	ever	nt								
			Disabled	0							Dis	able	5																	
			Enabled	1							Ena	able																		
С	RW	RXDRDY									Ena	able	or c	disa	ble	inte	rrup	ot or	ו <i>RX</i>	DRL	<mark>)</mark> Ye	ven	t							
			Disabled	0							Dis	able	9																	
			Enabled	1								able																		
D	RW	TXDRDY									Ena	able	or c	disa	ble	inte	rrup	ot or	<i>דא</i> ו	DRD	<mark>)</mark> Ye	vent	t							
			Disabled	0								able																		
			Enabled	1							Ena	able																		
E	RW	ERROR									Ena	able	or c	disa	ble	inte	rrup	ot or	ו <i>ER</i>	ROR	ev	ent								
			Disabled	0								able																		
			Enabled	1								able																		
F	RW	RXTO											or c	disa	ble	inte	rrup	ot or	n <i>RX</i>	TO e	ever	nt								
			Disabled	0							Dis	able	9																	
			Enabled	1							Ena	able																		

#### Table 277: INTENSET

		Note: Wr	ite '0' has no effect. When read this registe	r will ret	urn 1	the	valu	ie o	f IN	TEN																						
Bit	numb	er		31 30 2	29 28	3 27	7 26	25	24	23	22 2	21 2	20 1	91	81	71	61	514	1 13	12	2 11	L 1(	09	8	7	6	5	4	3	2	1	0
Id															F								Ε		D				(	C I	в /	4
Res	et			0 0 0	) ()	0	0	0	0	0	0 (	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0 0	5
Id	RW	Field	Value Id	Value						Des	crip	tio	n																			
А	RW	CTS								Wr	ite	1' t	o Er	nab	le iı	ntei	rup	ot o	ո <mark>Շ</mark>	<mark>'S</mark> e	ver	nt.										
			Enabled	1						Ena	able																					
В	RW	NCTS								Wr	ite	1' t	o Er	nab	le iı	ntei	rup	ot o	n No	CTS	eve	ent										



		Note: Write	'0' has no effect. When read this register	will r	etu	ırn t	he ۱	valu	e c	of <mark>//</mark>	ITE	Ν.																							
Bit r	umbe	er		31 30	) 29	9 28	3 27	26	25	5 24	23	2	2 2:	12	0 1	9 1	8	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																		F								Е		D					С	В	Α
Rese	et			0 0	0	0	0	0	0	0	0	0	0	0	0	) (		0 (	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value	3						De	esc	ript	tior	1																				
			Enabled	1							E	nal	ble																						
С	RW	RXDRDY									W	/ri1	te '1	L' to	ЪE	nab	le	inte	erru	ıpt	on	RX	DRL	DY	eve	nt.									
			Enabled	1							E	nal	ble																						
D	RW	TXDRDY									W	/rit	te '1	L' to	ΣE	nab	le	inte	erru	ıpt	on	TX	ORL	DY e	evei	nt.									
			Enabled	1							E	nal	ble																						
Е	RW	ERROR									W	/rit	te '1	l' to	ΣE	nab	le	inte	erru	ıpt	on	ER	ROI	<mark>۲</mark> е۱	vent	t.									
			Enabled	1							E	nal	ble																						
F	RW	RXTO									W	/rit	te '1	L' to	ΣE	nab	le	inte	erru	ıpt	on	RX	ТО	eve	ent.										
			Enabled	1							E	nal	ble																						

#### Table 278: INTENCLR

		Note: Write	0' has no effect. When read this registe	er w	/ill re	tur	n th	e va	lue o	of <mark>//</mark>	VTEN	Ι.																						
Bit r	umbe	er		3	1 30	29	28	27 2	26 2	5 24	1 23	22	21 2	20	19	18	17	16	15	14	13	3 12	2 1:	L 10	) 9	8	7	6	5	4	3	2	1	0
Id																	F								Е		D					С	В	Α
Rese	et			0	0	0	0	0 (	0 (	0	0	0	0 0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	V	alue								ptio																					
А	RW	CTS									W	rite	'1' t	0 0	Clea	ar ir	nter	rup	ot c	n (	CTS	ev	ent											
			Disabled	1							Di	sab	le																					
В	RW	NCTS											'1' t	0 0	Clea	ar ir	nter	rup	ot c	n /	VCT	r <mark>s</mark> e	ver	nt.										
			Disabled	1								sab																						
С	RW	RXDRDY											'1' t	0 0	Clea	ar ir	nter	rup	ot c	n F	RXE	DRD	<b>Y</b> e	ven	t.									
			Disabled	1								sab																						
D	RW	TXDRDY											'1' t	0 0	Clea	ar ir	nter	rup	ot c	n 7	TXD	RD	<b>Y</b> e	ven	t.									
			Disabled	1								sab																						
E	RW	ERROR											'1' t	0 0	Clea	ar ir	nter	rup	ot c	n E	RR	OR	ev	ent.										
			Disabled	1								sab																						
F	RW	RXTO											'1' t	0 0	Clea	ar ir	nter	rup	ot c	n F	RXT	<b>°</b> €	ever	nt.										
			Disabled	1							Di	sab	le																					

#### Table 279: ERRORSRC

		Note: Individual bits are	cleared by writing a '1' to th	e bits th	nat sha	ll be	e clea	arec	d. Wr	iting	a '0'	' wil	l ha	ve r	io e	ffect	t.												
	numb	er		31 30	29 28	27 2	26 2	5 24	4 23	22 2	1 20	) 19	18	17	16	15 1	4 1	3 12	2 11	. 10	9	8	7	6	5 4	1 3	2	1	0
Id									•				~	~	_											D	C	В	
Res		Field	Value Id	0 0 Value	0 0	0 (	0 0	0	0	υ υ scrip	0 (	v	0	0	0	0 0	0 0	0	0	0	0	0 0	) (	0 0	J U	0	0	0	0
A N	RW		Value lu	value						erru																			
A		OVERRON							As	start revio	bit i	s re				e th	e p	revio	ous	data	ı sti	ll lie	s in	n RX	D.				
			NotPresent	0						ad: e																			
			Present	1					Re	ad: e	error	pre	esen	t															
			Clear	1					W	rite:	clea	r err	or	on v	vriti	ng '	1'												
В	RW	PARITY							Pa	rity e	error	r																	
										chara able		r wit	h b	ad p	barit	ty is	rec	eive	d, if	ΗW	/ pa	rity	che	eck	is				
			NotPresent	0					Re	ad: e	error	r not	t pre	eser	nt														
			Present	1					Re	ad: e	error	r pre	esen	t															
			Clear	1						rite:						ng '	1'												
С	RW	FRAMING								amin																			
										valid										rial o	lata	a inp	ut	afte	r all				
									bit	ts in a	a cha	arac	ter	hav	e be	een	rece	eive	d.										
			NotPresent	0						ad: e					nt														
			Present	1						ad: e																			
			Clear	1						rite:				on v	vriti	ng '	1'												
D	RW	BREAK							Th fra	eak o e sei ame. bits	rial d (The	lata e dai	inp ta fr	ram	e le			-				0							
			NotPresent	0					Re	ad: e	error	not	t pre	eser	nt														
			Present	1						ad: e																			
			Clear	1					W	rite:	clea	r err	or o	on v	vriti	ng '	1'												

#### Table 280: ENABLE

Bit	nur	nbe	r		31 30 2	29 2	28 2	7 26	5 25	24	23	22 2	21 2	20 1	9 1	<b>3 17</b>	16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																															Α	A	A
Res	et				000	0 0	0 (	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)
Id	R	W	Field	Value Id	Value						Des	crip	otio	n																			
Α	R	W	ENABLE								Ena	able	e or	disa	able	UAI	RT																
				Disabled	0						Dis	abl	e U	ART																			
				Enabled	4						Ena	able	e UA	ART																			



#### Table 281: PSELRTS

Bit	numb	er		31 30	29 28	27	26 2	25 2	4 2	3 22	2 21	20	19	18 1	L7 1	6 1!	5 14	13	12 1	.1 10	) 9	8	7	6	5 4	43	2	1	0
Id				AA	A A	A	A	A A	A	Α	Α	Α.	Α	A A	A A	A	Α	Α.	A A	A	Α	Α	Α	Α	A A	A	Α	Α	Α
Res	et			11	11	1	1 1	11	1	1	1	1	1	1 1	ι 1	1	1	1	11	. 1	1	1	1	1	1 1	. 1	1	1	1
Id	RW	Field	Value Id	Value					D	esci	ripti	on																	
А	RW	PSELRTS		[031]					F	Pin r	num	ber	con	figu	rati	on f	or U	ART	RTS	sign	al								
			Disconnected	<b>OxFFFF</b>	FFFF				C	Disco	onne	ect																	

#### Table 282: PSELTXD

Bit r	umbe	er		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				<b>A A A A A A A</b>	
Res	et			1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW	Field	Value Id	Value	Description
А	RW	PSELTXD		[031]	Pin number configuration for UART TXD signal
			Disconnected	OxFFFFFFF	Disconnect

#### Table 283: PSELCTS

Bit I	numbe	er		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				<b>A A A A A A A</b>	
Res	et			1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW	Field	Value Id	Value	Description
А	RW	PSELCTS		[031]	Pin number configuration for UART CTS signal
			Disconnected	OxFFFFFFF	Disconnect

#### Table 284: PSELRXD

Bit	numbe	r		31 30 29 28 27	26 25	24 2	3 22	21	20 19	9 18	17 1	16 15	5 14	13 12	2 11	10 9	98	7	6	5	4	32	1	0
Id				<b>A A A A A</b>	AA	A A	A	Α	A A	Α	A /	A A	Α	A A	Α	AA	A	Α	Α	A	A A	A	Α	Α
Res	et			1 1 1 1 1	1 1	1 1	1	1	1 1	1	1 1	11	1	1 1	1	1 1	1	1	1	1 :	11	. 1	1	1
Id	RW	Field	Value Id	Value		D	)escr	iptio	on															
А	RW	PSELRXD		[031]		1	Pin n	umb	oer co	onfig	urati	ion f	or U/	ART R	XD s	ignal								
			Disconnected	OxFFFFFFF		I	Disco	onne	ct															

#### Table 285: RXD

Bit r	umb	er		<b>31 30</b>	29	28 3	27 3	26 2	25 2	24 2	23 2	22 2	12	0 1	9 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	D
Id																										Α	Α	Α	Α	Α	Α	A	1
Rese	t			0 (	0	0 (	0 (	0 0	) (	) (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Id	RW	Field	Value Id	/alue							)es	crip	tior	1																			
А	R	RXD									RX	data	a re	ceiv	ed	in p	revi	ous	s tra	anst	ers	, dc	bub	le b	ouffe	ered	d						

#### Table 286: TXD

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value Description
A RW TXD	TX data to be transferred

#### Table 287: BAUDRATE

Bit number Id		31 30 29 28 27 26 A A A A A A	25 24 23 22 21 20 19 18 A A A A A A A A A	17 16 15 1 A A A A	4 13 12 11 A A A	1098 AAA	370 . A A	554 A A	13 A	21 AA/
Reset		000001	0 0 0 0 0 0 0	0 0 0 0	000	0 0 0	0 0	0 0	0	000
Id RW Field	Value Id	Value	Description							
A RW BAUDRATE			Baud-rate							
	Baud1200	0x0004F000	1200 baud							
	Baud2400	0x0009D000	2400 baud							
	Baud4800	0x0013B000	4800 baud							
	Baud9600	0x00275000	9600 baud							
	Baud14400	0x003B0000	14400 baud							
	Baud19200	0x004EA000	19200 baud							
	Baud28800	0x0075F000	28800 baud							
	Baud38400	0x009D5000	38400 baud							
	Baud57600	0x00EBF000	57600 baud							
	Baud76800	0x013A9000	76800 baud							
	Baud115200	0x01D7E000	115200 baud							
	Baud230400	0x03AFB000	230400 baud							
	Baud250000	0x04000000	250000 baud							
	Baud460800	0x075F7000	460800 baud							
	Baud921600	0x0EBEDFA4	921600 baud							
	Baud1M	0x1000000	1Mega baud							



#### Table 288: CONFIG

Id	numbe	er			. 30																										BI	BI	в	4
Rese					0	U	U	U	U	U					U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	0 1		יט	,
Id	RW	Field	Value Id	Va	lue						Des	scri	ptic	on																				
А	RW	HWFC									Ha	rdv	vare	e flo	ow	cor	ntro	bl																
			Disabled	0							Dis	sab	led																					
			Enabled	1							En	abl	ed																					
В	RW	PARITY									Ра	rity	,																					
			Excluded	0x	0						Ex	clu	de p	bari	ty ł	bit																		
			Included	0x	7						Inc	cluc	le p	arit	ty b	bit																		



# 30 Quadrature Decoder (QDEC)



#### Figure 70: Quadrature decoder configuration

### **30.1 Functional description**

The Quadrature Decoder (QDEC) can be used for decoding the output of an off-chip quadrature encoder. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- Optional input debounce filters.
- Optional LED output signal for optical encoders.

#### **30.1.1 Pin configuration**

The different signals: Phase A, Phase B, and LED, are mapped to physical pins according to the configuration specified in the PSELA, PSELB, and PSELLED registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSELA, PSELB, and PSELLED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in *Table 289: GPIO configuration* on page 159 prior to enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

#### Table 289: GPIO configuration

QDEC signal	QDEC pin	Direction	Output value
Phase A	As specified in PSELA	Input	Not applicable
Phase B	As specified in PSELB	Input	Not applicable
LED	As specified in PSELLED	Input	Not applicable

### 30.1.2 Sampling and decoding

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms; phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in *Table 290: Sampled value encoding* on page 159.

#### Table 290: Sampled value encoding

Previo sample - 1)	ous e pair(n	Curro samp	ent bles pair(n)	SAMPLE register	ACC operation	ACCDBL operation	Description
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

#### 30.1.3 LED output

The LED output follows the sample period and the LED is switched on a given period prior to sampling and switched off immediately after the inputs are sampled. The period the LED is switched on prior to sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing 0xFFFFFFF to the PSELLED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

#### **30.1.4 Debounce filters**

Each of the two phase inputs have digital debounce filters. When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will



always be suppressed by the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

**Note:** The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

#### 30.1.5 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL, that accumulate respectively valid motion sample values and the number of detected invalid samples (double transitions).

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The REPORTPER register allows automating the capture of several samples before sending out a REPORTRDY event in case a non-null displacement has been captured and accumulated. The REPORTPER field in this register selects after how many samples the accumulator content is evaluated to send (or not) a REPORTRDY event.

#### 30.1.6 Output/input pins

The QDEC uses a 3 pin interface to the off-chip quadrature encoder.

These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC are selected using the PSELn registers.

### **30.2 Register Overview**

#### Table 291: Instances

Base address	Peripheral	Instance	Description
0x40012000	QDEC	QDEC	Quadrature Decoder

#### Table 292: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Task starting the quadrature decoder
STOP	0x004	Task stopping the quadrature decoder
READCLRACC	0x008	Read and clear ACC and ACCDBL
Events		
SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register
REPORTRDY	0x104	Non-null report ready
ACCOF	0x108	ACC or ACCDBL register overflow
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period



Register	Offset	Description
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before a REPORTRDY event is generated
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC task
PSELLED	0x51C	GPIO pin number to be used as LED output
PSELA	0x520	GPIO pin number to be used as Phase A input
PSELB	0x524	GPIO pin number to be used as Phase B input
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC task

### **30.3 Register Details**

#### Table 293: SHORTS

Bit r Id Rese	numbe et	er			30 0																								в	A
Id	RW	Field	Value Id	Va	lue				De	scri	ipti	ion																		
A	RW	REPORTRDY_READCLRACC	Disabled Enabled	0 1					D	sab	le	t be sho shor	rtcı	Jt	RE	POF	RTR	DY	eve	nt a	nd	REA	AD(	CLR,	400	C ta	sk			
В	RW	SAMPLERDY_STOP	Disabled Enabled	0 1					D	sab	le	t be sho shor	rtcı	Jt	SAI	MP	LER	DY	eve	nt a	ind	STC	OP 1	tasl	¢					

#### Table 294: INTEN

Bit i Id	numbo	er		31	30 2	9 2	8 27	26	25 2	24 2	23 2	<b>2 2</b> :	1 20	) 19	18	17	16 1	51	4 13	3 12	2 11	10	9	8	7	6	54	13		1 B	-
Res	et			0	0 0	0	0	0	0 (	) (	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (	) (	) (	) (	0	0	0	0
Id	RW	Field	Value Id	Va	ue					- 1	Desc	ript	tion																		
A	RW	SAMPLERDY	Disabled Enabled	0							Ena Disa Ena	ble		isab	le ir	nter	rup	: on	SAN	ЛРL	ERL	)Y ev	ven	t							
В	RW	REPORTRDY	Disabled Enabled	0							Ena Disa Ena	ble ble		isab	le ir	nter	rup	: on	REF	POR	TRE	₽¥ ev	/ent	t							
С	RW	ACCOF	Disabled Enabled	0 1							Ena Disa Ena	ble		isab	le ir	nter	rup	on	ACC	COF	eve	ent									

#### Table 295: INTENSET

																							-				-	-	-	-	-		-	-		-
Bit n	numbe	er		31	30	29	28	27	26 2	25 3	24 2	23 2	22 2	21 2	20	19	18	17	16	1	51	41	.3 1	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																		С	В	Α
Rese	et			0	0	0	0	0	0 (	D (	0 0	) (	) (	) (	D	0	0	0	0	0	0	C	) (	)	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						- 1	Des	crip	otio	n																					
А	RW	SAMPLERDY										Wri	ite '	'1' 1	to E	Ena	ble	e int	teri	'nир	t o	n S	AN	1PL	ER	DY	eve	ent.								
			Enabled	1								Ena	able	2																						
В	RW	REPORTRDY										Wri	ite '	'1' 1	to E	Ena	ble	e int	teri	'nир	t o	n <mark>ƙ</mark>	REP	OR	TR	DY	eve	ent.								
			Enabled	1								Ena	able	2																						
С	RW	ACCOF										Wri	ite '	'1' 1	to E	Ena	ble	e int	teri	'nир	t o	n 🖊	ICC	OF	ev	ent	t.									
			Enabled	1								Ena	able	2																						

#### Table 296: INTENCLR

																													-									
Bit ı	numbe	er		31	30	29	28	27	20	6 25	52	24 2	32	22	1 2	20 :	19	18	17	1	61	15	14	13	3 1	21	11	10	9	8	7	6	5	4	3	2	1	. (
Id																																				С	В	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	) (	0	0	0	0	C	)	0	0	0	0	(	)	D	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue							C	esc	rip	tio	n																						
А	RW	SAMPLERDY											Writ	te '	1' t	o (	Clea	ar i	nte	erri	Jpt	t oi	n S	A٨	ΛPL	ER	DY	ev	en	t.								
			Disabled	1									Disa	ble	è																							
В	RW	REPORTRDY										,	Writ	te '	1' t	o (	Clea	ar i	inte	erru	upt	t oi	n <mark>R</mark>	REP	OR	TR	DY	ev	ent	t.								
			Disabled	1									Disa	ble	è																							
С	RW	ACCOF										,	Writ	te '	1' t	o C	Clea	ar i	nte	erri	upt	t oi	n 🖊	CC	OF	ev	en	t.										
			Disabled	1									Disa	ble	è																							



#### Table 297: ENABLE

Bit Id	numb	er		31 30 2	29 28	27	26 2	25 2	24 23	22	21 2	20	19 1	.8 17	7 16	15	14 1	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0 A
Res	et			0 0 0	0 (	0	0 (	0 0	0 (	0	0 (	0	0 0	0 (	0	0	0 0	0 0	0 (	0	0	0	0	0 (	0	0	0 0	) (	0 0
Id	RW	Field	Value Id	Value					De	escr	iptio	n																	
A	RW	ENABLE	Disabled Enabled	0 1					W tł G D	/he	le	abl	ed t	ne d	eco	der p	oins	will	be a	activ									

#### Table 298: LEDPOL

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		01 00 10 10 1	A
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
A RW LEDPOL			LED output pin polarity
	ActiveLow	0	Led active on output pin low
	ActiveHigh	1	Led active on output pin high

#### Table 299: SAMPLEPER

Bit nu Id		er			25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A
Reset	t			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
A	RW	SAMPLEPER			Sample period. The SAMPLE register will be updated for every new sample
			128us	0	128 us
			256us	1	256 us
			512us	2	512 us
			1024us	3	1024 us
			2048us	4	2048 us
			4096us	5	4096 us
			8192us	6	8192 us
			16384us	7	16384 us

#### Table 300: SAMPLE

Bit Id Res	numbo et	er		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α.	Α.	A A	À	A A	A 4	A	A	3 A 0	Α	Α	A
Id	RW	Field	Value Id	Va	alue	3						De	escr	ipti	ion																			
A	R	SAMPLE		[-1	12	]						TI d		valu tior	ie is 1 of	a 2	's c	om				alue ue ':												

#### Table 301: REPORTPER

0	A A A O O O O O O O O O O O O O O O O O O O
Value I	Description Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY event can be generated The report period in [us] is given as: RPUS = SP * RP Where RPUS is the report period in [us/report] SP is the sample period in [us/sample] specified in SAMPLEPERRP is the report period in [samples/report] specified in REPORTPER . 10 samples / report
0	Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY event can be generated The report period in [us] is given as: RPUS = SP * RP Where RPUS is the report period in [us/report] SP is the sample period in [us/sample] specified in SAMPLEPERRP is the report period in [samples/report] specified in REPORTPER . 10 samples / report
0	register before the REPORTRDY event can be generated The report period in [us] is given as: RPUS = SP * RP Where RPUS is the report period in [us/report] SP is the sample period in [us/sample] specified in SAMPLEPERRP is the report period in [samples/report] specified in REPORTPER. 10 samples / report
1	40 sevendes / venent
1	40 samples / report
2	80 samples / report
3	120 samples / report
4	160 samples / report
5	200 samples / report
6	240 samples / report
7	280 samples / report
e	5

#### 

#### Page 162



Bit number Id Reset		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A A A A A A A A A A A A
Id RW Field	Value Id	Value Description
		Register accumulating all valid samples (not double transition) read from the RENC (in the SAMPLE register) Double transitions (SAMPLE = 2) will not be accumulated in this register. The value is a 32 bit 2's complement value. If a sample that would cause this register to overflow or underflow is received, the sample will be ignored and an overflow event (ACCOF) will be generated. The ACC register is cleared by triggering the READCLRACC task.

#### Table 303: ACCREAD

Bit	numb	er		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id				A A A A A A A	
Res	et			0 0 0 0 0 0 0	
Id	RW	Field	Value Id	Value	Description
А	R	ACCREAD		[-10241023]	Snapshot of the ACC register.
					The ACCREAD register is updated when the READCLRACC task
					is triggered

#### Table 304: PSELLED

Bit r	umbe	er		31	. 30	) 29	28	27	26	25	24	23 2	22 2	12	0 19	<b>)</b> 1	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	A	A /	A A	. 4	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	λ.
Rese	et			1	1	1	1	1	1	1	1	1 :	11	1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Id	RW	Field	Value Id	Va	lue	2						Des	crip	tio	n																			
А	RW	PSELLED		[0	31	L]						GP	IO p	in r	num	ber	to k	be u	ised	l as	LEC	) ou	itpi	ut. ۱	Wri	ting	g th	e va	lue					
												0xF	FFF	FFF	F wi	ll d	isab	le t	his	out	put													

#### Table 305: PSELA

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	
Reset	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
Id RW Field Value Id	Value Description
A RW PSELA	[031] GPIO pin number to be used as Phase A input. Writing the value 0xFFFFFFF will disable this input.
Disconnected	0xFFFFFFF Disconnect

#### Table 306: PSELB

Bit	nu	mb	er		31 30 2																										
Id					ΑΑΑ	A	A	Α	Α	A	A	A A	A A	A Α	A	A	Α	Α	Α	A A	A A	A	Α	Α	Α	Α	Α	Α	A	A /	A A
Res	set				1 1 1	1	1	1	1	1 :	1 :	11	L 1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1 1	L 1
Id		RW	Field	Value Id	Value					1	Des	crip	otio	n																	
A	I	RW	PSELB		[031]											to l lisab				Phas it.	ie B	inpı	ut. \	Wri	ting	the	e val	lue			
				Disconnected	OxFFFFF	FFF					Dis	con	nec	t																	

#### Table 307: DBFEN

Bit	nui	mbe	r		31 30	) 29	28	27	26	25	24	23	22	2 21	L 2(	0 1	91	8 1	.7 :	16	15	14	13	12	21	11	0 9	9 8	B 7	7	6	5	4	3	2	1 (
Id																																				A
Res	set				0 0	0	0	0	0	0	0	0	0	0	0	0	C	0	) (	D	0	0	0	0	0	0	0	0	0	) (	) (	) (	) (	0	) (	) (
Id	R	w	Field	Value Id	Value	2						De	esci	ript	ion																					
А	R	۲W	DBFEN									E	nat	ole i	np	ut c	let	ou	nce	e fil	ter	s														
				Disabled	0							D	ebo	oun	ce	inp	ut	filte	ers	dis	ab	led														
				Enabled	1							D	ebo	oun	ce	inp	ut	filte	ers	en	abl	ed														

#### Table 308: LEDPRE

Bit	number			31 30 29	28 2	7 26	25	24 2	3 2	2 21	20 :	19 1	8 17	16	15	14 1	31	2 11	L 10	9	8	7	65	54	3	2	1	0
Id																					Α.	A /	A A	A	Α	Α	Α	Α
Res	et			0 0 0	0 0	0	0 (	0 0	0	0	0 (	0 0	0	0	0 (	0 0	0	0	0	0	0	) (	) (	1	0	0	0	0
Id	RW F	ield	Value Id	Value				D	)esc	ripti	on																	
А	RW L	EDPRE		[0511]				1	Peri	od ir	n us f	the L	ED i	s sw	itch	ed c	n p	rior	to s	amp	oling	S						

#### Table 309: ACCDBL

Bit	numb	er		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					AAAA
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
					Description

Bit number Id		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
		When this register has reached its maximum value the accumulation of double / illegal transitions will stop. An overflow event (ACCOF) will be generated if any double or illegal transitions are detected after the maximum value was reached. This field is cleared by triggering the READCLRACC task.

#### Table 310: ACCDBLREAD

Bit i Id	umbe	er		31 30 29 2	28 27 2	6 <b>25</b> 2	24 23	22 2	1 20	<b>19</b> 1	L8 17	16	15 1	4 13	12 1	1 10	9	8	7	65	i 4			1 0 A A
Res	et			0000	00	0 0	0 (	0 0	0	0 0	0 (	0	0 0	0	0 0	0 (	0	0 (	) (	0 (	0	0	0 (	0 0
Id	RW	Field	Value Id	Value			De	escript	tion															
A	R	ACCDBLREAD		[015]				napsh EADCI					0		nis fi	ield i	s up	date	ed w	/hen	the			



# **31 Analog to Digital Converter (ADC)**



Figure 71: Analog to digital converter

### **31.1 Functional description**

#### 31.1.1 Set input voltage range

It is very important you configure the ADC so the input voltage range and the ADC voltage range is matching.

If the input voltage range is lower than the ADC voltage range, the resolution will not be fully utilized.

If the input voltage range is higher than the ADC voltage range, all values above the maximum ADC voltage range will be limited to the maximum value, also called the saturation point.

Input voltage range and saturation point depends on the configured ADC reference voltage and the chosen prescaling. If the 1.2 V VBG internal reference voltage is used, the ADC range will be 0-1.2 V with a saturation point of 1.2 V. This means that your AIN signal with 1/1 prescaling should be in the range 0-1.2 V in order to obtain proper conversion. Input above 1.2 V will be converted to the maximum ADC value. However, if you use, for example, 1/3 prescaling for your AIN input the input is scaled down to 1/3. The effect is that your AIN voltage range is 0 - 3.6 V because the 3.6 V input voltage is scaled down to 3.6 / 3 = 1.2 V. Table 1 shows examples of reference voltage and prescaling settings and the corresponding saturation points for ADC AIN input.

-		
Reference	Prescaling	AIN max. voltage
1.2 V VBG	1/1	1.2 V
1.2 V VBG	2/3	1.8 V
1.2 V VBG	1/3	3.6 V
1.0 V AREF	1/1	1.0 V
1.0 V AREF	2/3	1.5 V
1.0 V AREF	1/3	3.0 V
VDD 3.0 V,	1/1	1.5 V
VDD 1/2		

#### Voltage divider

There are two rules to follow to find the maximum input voltage allowed on the AIN pins:

1. The ADC should not be exposed to higher voltage than 2.4 V on an AIN pin after prescaling: Input voltage x prescaling = max. 2.4 V.



2. A GPIO pin must not be exposed to higher voltage than VDD + 0.3 V, according to the Absolute maximum ratings from the nRF51x22 Product Specification.

For example, when using 2/3 prescaling, you can expose 2.4 V / (2/3) = 3.6 V to an AIN pin. To not violate rule 2, VDD must be 3.3 V or higher.

Table 2 shows examples on maximum voltages that can be exposed to an ADC AIN pin, depending on the supply voltage and your prescaling settings

Table 312: AIN maximum voltage examples

Supply voltage	Prescaling	AIN max. voltage	Rule limitation
3.6 V	1/1	2.4 V	Rule 1
3.6 V	2/3	3.6 V	Rule 1
3.6 V	1/3	3.9 V	Rule 2
3.3 V	1/1	2.4 V	Rule 1
3.3 V	2/3	3.6 V	Rule 1 and Rule 2
3.3 V	1/3	3.6 V	Rule 2
1.8 V	1/1	2.1 V	Rule 2
1.8 V	2/3	2.1 V	Rule 2
1.8 V	1/3	2.1 V	Rule 2

If the signal you want to measure is above the maximum allowed AIN voltage, a voltage divider must be used. See Section 2.4 "Using a voltage divider to lower the voltage" on page 6.

#### 31.1.2 Using a voltage divider to lower voltage

If a sensor or battery has output voltage above the ADC voltage range, it is necessary to lower that voltage before exposing it to an ADC input pin. This can be achieved with a voltage divider. An example of a voltage divider for lowering voltage from a Lithium-Ion battery is shown in Figure 3.

Because of internal impedance of the ADC, having a voltage divider with large resistor values will introduce error in ADC output. If the impedance of the voltage divider is less than 1k#, the error is very small and can be neglected. As the impedance of the voltage divider is increased, the error will also increase.

But it can also be desirable to have high resistor values in the voltage divider to limit the current leak through the voltage divider. A way to reduce the error introduced by the high resistance values is to add a capacitor between the AIN pin and ground. The higher the capacitor value is, the more it will decrease the ADC output error, but it will also reduce the sampling frequency accordingly.

The moment you are sampling, RAIN is 120 - 400 k# and therefore lowers the UAIN voltage when a voltage divider is connected. If a capacitor also is connected between AIN and ground, it will keep the UAIN voltage at the previous level for an adequate time period while sampling, therefore minimizing the effect of the high resistance value of R2. The capacitor must be large enough to hold the voltage up for the required time period, i.e. 20 µs for 8-bit sampling or 68 µs for 10-bit sampling. The capacitor must also be small enough to fully charge before the next sample is taken. So when a capacitor is connected, it's size is a trade-off between accuracy and sampling frequency. When not sampling, the RAIN will have very high value and you can consider it to be an open circuit.

For input voltages above the ADC voltage range and where high accuracy and high sampling frequency is needed, a voltage buffer is needed.

Another possible method is to connect a FET transistor between the power supply and the voltage divider which will open for current through the voltage divider momentarily before sampling. The voltage divider can then have low resistor values (<1 k#) and no capacitor is needed. The voltage divider would then consume relative high current when sampling, but will not consume any current when not sampling.

#### 31.1.3 Input impedance

To achieve the ADC error specifications stated in the nRF51822 Product Specification, the output impedance of the connected voltage source must be 1 k# or lower. Another advantage if the output impedance is 1 k# or lower is that different prescaling settings for the ADC input will have no practical effect on the ADC accuracy.

If a voltage source with higher impedance is applied, additional gain and offset error is introduced, which also will vary for different prescaling settings.



Figure 4 shows the nRF51 ADC input model when the ADC is sampling and Table 5 shows the value of RAIN for different prescaling settings. The internal VBG reference voltage is 1.2 V so the ADC internal voltage source is VBG/2 = 0.6 V.

When the ADC is not sampling the AIN input pin has very high impedance and can be regarded as open circuit. Table 5 shows the statistics for the internal impedance for different prescaling settings. 99.7% of devices (+- 3 sigma) are expected to be within 6.3%, for example for 1/1 prescaling => [121.5, 137.9]k#.

#### Table 313: Input impedance statistics for RAIN

Prescaling	Mean impedance	Standard deviation
1/1	129.7 kΩ	2.74 kΩ
2/3	194.6 kΩ	4.1 kΩ
1/3	389.2 kΩ	8.2 kΩ

### 31.1.4 Configuration

All parameters such as input selection, reference selection, resolution, pre-scaling etc. are configured using the CONFIG register.

Note: It is not allowed to configure the ADC during an on-going ADC conversion (ADC busy).

#### 31.1.5 Usage

An ADC conversion is started by using the START task, either by writing the task register directly from the CPU or by triggering the task through the PPI.

During sampling the ADC will enter a busy state. The ADC busy/ready state can be monitored via the BUSY register.

When the ADC conversion is completed, an END event will be generated and the result of the conversion can be read from the RESULT register.

When the ADC conversion is completed, the ADC analog electronics power down to save power.

#### 31.1.6 One-shot / continuous operation

The ADC itself only supports one-shot operation, this means every single conversion has to be explicitly started using the START task.

However, continuous ADC operation can be achieved by continuously triggering the START task from, for example, a timer through the PPI.

#### **31.1.7 Pin configuration**

The user can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as input for the ADC. See the device product specification for more information about which analog pins are available on a particular device. The selected analog pin will be acquired by the ADC when it is enabled through the ENABLE register, see *GPIO* chapter for more information on how analog pins are selected.

#### **31.1.8 Shared resources**

The ADC shares registers and other resources with peripherals that have the same ID as the ADC. The user must therefore disable all peripherals that have the same ID as the ADC before the ADC can be configured and used. The ADC is using the same analog pins as the LPCOMP. The LPCOMP must therefore be disabled before the ADC can be enabled. It is important to configure all relevant ADC registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 17 for details on peripherals and their IDs.



### **31.2 Register Overview**

#### Table 314: Instances

Base address	Peripheral	Instance	Description
0x40007000	ADC	ADC	Analog to Digital Converter

#### Table 315: Register Overview

Register	Offset	Description
Tasks		
START	0x000	Start a new ADC conversion
STOP	0x004	Stop ADC
Events		
END	0x100	An ADC conversion is completed
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
BUSY	0x400	ADC busy (conversion in progress)
ENABLE	0x500	Enable ADC. When enabled, the ADC will acquire access to the analog input pins specified in the
		CONFIG register.
CONFIG	0x504	ADC configuration
RESULT	0x508	Result of the previous ADC conversion

### **31.3 Register Details**

#### Table 316: INTEN

9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Α
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Description
Enable or disable interrupt on END event
Disable
Enable

#### Table 317: INTENSET

		Note:	Write '0' has no effect. When read this registe	wi	ll ret	urr	n th	e va	alue	e of	IN	TEN	Ι.																					
Bit r	umb	er		31	30 2	29	28 2	27 3	26 2	25	24	23	22	21	20	19	18	3 17	16	5 15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1 (
Id																																		Α
Res	et			0	0 0	)	0 (	0 (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Va	lue							De	scri	ipti	on																			
А	RW	END										W	rite	e '1'	to	Ena	abl	e in	ter	'nр	t on	ΕN	ID e	eve	nt.									
			Enabled	1								En	ab	le																				

#### Table 318: INTENCLR

		Note:	Write '0' has no effect. When read this registe	Ŵ	/ill re	tur	n t	he ۱	valu	ue o	of <mark>II</mark>	NTI	N.																							
Bit	numb	er		31	1 30	29	28	27	26	5 25	5 24	42	32	22	1 2	20 1	19 :	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																				A
Res	et			0	0	0	0	0	0	0	0	0	0	0	C	) (	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue							D	eso	rip	tio	n																				
А	RW	END										١	Nri	te '	1' t	o C	lea	r in	ter	rup	ot o	n <mark>E</mark>	ND	eve	ent											
			Disabled	1								1	Disa	ble																						

#### Table 319: BUSY

Bit	nui	mbe	er		31 3	) 29	28	27	26	25	24	23	22	21	20	19	18	17	1	51	51	4	13	12	11	. 10	) 9	8	7	6	5	4	3	2	1	0
Id																																				Α
Res	set				0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	R	RW	Field	Value Id	Value	e						De	scri	pti	on																					
А	R	2	BUSY									A	DC b	ous	y re	gis	ter																			
				Ready	0							A	DC i	s re	ady	/. N	lo c	ong	oin	ig c	on	vei	rsic	on.												
				Busy	1							A	DC i	s bı	JSV.	Co	nv	ersi	ion	in	pro	ogr	es	s.												



#### Table 320: ENABLE

Bit	num	ber		31 30	29 2	28 2	726	5 25	24	23	22 2	21 2	20 1	.9 1	8 1	71	5 15	5 14	I 13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																														4	A A
Res	et			00	0 0	0 (	0	0	0	0	0 0	) (	) (	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	0 0
Id	RW	V Field	Value Id	Value						Des	crip	tio	n																		
А	RW	/ ENABLE								AD	C er	nab	le																		
			Disabled	0						AD	C di	sak	led																		
			Enabled	1						AD	C er	nab	led																		

#### Table 321: CONFIG

Bit n Id	umbe	er		31	1 30	29	9 28	3 27	26	5 25	5 24	23 2	22	1 2(	0 19	18	17 E						11 D			8 D	7	6 C (	54 CB	13 B	2 B	1 A	0 A
Rese	t			0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	) (	) 1	1	0	0	0
Id	RW	Field	Value Id	Va	alue	2						Desc	rip	tion																			
A	RW	RES	8bit 9bit 10bit	0 1 2								AD0 8 bi 9 bi 10 b	t t	solu	tior	ı																	
В	RW	INPSEL	AnalogInputNoPrescaling AnalogInputTwoThirdsPres AnalogInputOneThirdPresc SupplyTwoThirdsPrescaling SupplyOneThirdPrescaling	1 2 5								ADO Ana Ana VDI VDI	llog llog llog llog D wi D wi	inp inp inp th 2 th 1	ut p ut p ut p :/3   ./3	in s in s in s ores ores	pec pec pec cali cali	ifie ifie ng ng	d b	, y C(	DNI	IG.	PSE	Lw	ith	2/3	pre	sca	ling				
С	RW	REFSEL	VBG External SupplyOneHalfPrescaling SupplyOneThirdPrescaling									ADO Use Use the Use the	int ext VD ran VD	erna tern D w ge 1 D w	al 1. al re ith 1.7 \ ith	2 V efer 1/2 / - 2 1/3	bar enc pre 6 \ pre	nd g e sp sca /). sca	eci ling	ifie g. (C	d by Only	/ CC / ap	DNF	abl	e w	hen	VD	D is					
D		PSEL	Disabled AnalogInput0 AnalogInput1 AnalogInput2 AnalogInput3 AnalogInput4 AnalogInput5 AnalogInput6 AnalogInput7	0 1 2 4 8 16 32 64 12	2 1							Sele Ana Use Use Use Use Use Use	AIN AIN AIN AIN AIN AIN AIN AIN	oin t inp NO a N1 a N2 a N3 a N4 a N5 a N5 a N7 a	to b ut p s ar s ar s ar s ar s ar s ar s ar s ar	e us ins ialo ialo ialo ialo ialo ialo	ed gin gin gin gin gin gin gin	as A able put put put put put put	d			pin											
E	RW	EXTREFSEL	None AnalogReference0 AnalogReference1	0 1 2								Exte Ana Use Use	log AR	refe EF0	erer as a	ice anal	npı og ı	uts ( refe	disa rer	ible ice													

#### Table 322: RESULT

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A R RESULT		[01023] Result of the previous ADC conversion
		The value is updated for every completed ADC conversion. The result value is relative to the selected ADC reference input. If the sampled analog input signal is equal to or greater than the ADC reference signal, the result value will be set to the

maximum (limited by the selected ADC bit width). The value is right justified (LSB of sample value always on register bit 0).



## 32 Low Power Comparator (LPCOMP)



Figure 72: Low power comparator

### **32.1 Functional description**

The low power comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected through the PSEL register against a reference voltage (VIN-) selected through the REFSEL and EXTREFSEL registers.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

Specific chip variants may not offer all the reference and/or analog inputs defined here.

The LPCOMP is started by triggering the START task. After a start-up time of  $t_{LPCOMPSTARTUP}$  the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event.

The LPCOMP is stopped by triggering the STOP task.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register, see *Power management (POWER)* on page 42 for more information about power modes. All LPCOMP registers including the ENABLE register are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (*Table 334: ANADETECT* on page 173) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to the RESULT register by triggering the SAMPLE task.



See the RESETREAS register in the POWER module (*Table 53: RESETREAS* on page 48) for more information on how to detect a wakeup from LPCOMP.

### 32.2 Pin configuration

You can use the PSEL register to select one of the analog input pins, AIN0 through AIN7, as analog input pin for the LPCOMP, see *Figure 72: Low power comparator* on page 170. Similarly, you can use the EXTREFSEL register to select one of the analog reference input pins, AREF0 and AREF1, as input for AREF in case AREF is selected in REFSEL. The selected analog pins will be acquired by the LPCOMP when it is enabled through the ENABLE register. See the product specification for more information about which analog pins are available on a particular device.

### 32.3 Shared resources

The LPCOMP shares registers and other resources with peripherals that have the same ID as the LPCOMP. You must disable all peripherals that have the same ID as the LPCOMP before the LPCOMP can be configured and used. Disabling a peripheral that has the same ID as the LPCOMP will not reset any of the registers that are shared with the LPCOMP. Therefore, it is important to configure all relevant LPCOMP registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

**Note:** The LPCOMP is using the same analog pins as the ADC. The ADC must be disabled before the LPCOMP can be enabled.

### 32.4 Register Overview

#### Table 323: Instances

Base address	Peripheral	Instance	Description	
0x40013000	LPCOMP	LPCOMP	Low Power Comparator	
Tabla 224, E	Register Overvie	N4/		
able 524. r		5 VV		
Register	Offset	Description		
Tasks				
START	0x000	Start comparator		
STOP	0x004	Stop comparator		
SAMPLE	0x008	Sample comparator valu	e	
Events				
READY	0x100	LPCOMP is ready and ou	tput is valid	
DOWN	0x104	Downward crossing		
UP	0x108	Upward crossing		
CROSS	0x10C	Downward or upward cr	ossing	
Registers				
SHORTS	0x200	Shortcut register		
INTEN	0x300	Enable or disable interru	pt	
INTENSET	0x304	Enable interrupt		
INTENCLR	0x308	Disable interrupt		
RESULT	0x400	Compare result		
ENABLE	0x500	Enable LPCOMP		
PSEL	0x504	Input pin select		
REFSEL	0x508	Reference select		
EXTREFSEL	0x50C	External reference selec	t	
ANADETECT	0x520	Analog detect configura	tion	



### 32.5 Register Details

#### Table 325: SHORTS

Bit	numb	er		31	30 2	29 :	28 2	7 2	6 2	5 2	24 :	23	22	21	20	19	18	17	16	5 1	5 14	1 1	31	21	11	0 9	9 8	7	6	5	4	3	2	1	0
Id																															Е	D	С	В	Α
Res	et			0	0 0	0 (	0 0	0	0 (	0	יכ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue							De	scri	pti	on																				
А	RW	READY_SAMPLE										Sh	ort	cut	be	twe	en	RE	AD	<b>Y</b> e	ven	t a	nd .	SAI	MPL	<mark>E</mark> t	ask								
			Disabled	0								Dis	sab	le s	sho	rtcu	ıt																		
			Enabled	1								En	abl	e sl	hor	tcu	t																		
В	RW	READY_STOP										Sh	ort	cut	be	twe	en	RE	AD	<b>Y</b> e	ven	t a	nd .	STO	)P t	ask									
			Disabled	0								Dis	sab	le s	sho	rtcu	ıt																		
			Enabled	1								En	abl	e sl	hor	tcu	t																		
С	RW	DOWN_STOP										Sh	ort	cut	be	twe	en	DC	w	Ve	ver	t a	nd	ST	<mark>)P</mark> t	ask	:								
			Disabled	0								Dis	sab	le s	sho	rtcu	ıt																		
			Enabled	1								En	abl	e sl	hor	tcu	t																		
D	RW	UP_STOP										Sh	ort	cut	be	twe	en	UF	<b>e</b> v	en	t an	d S	то	P ta	ask										
			Disabled	0								Dis	sab	le s	sho	rtcu	ıt																		
			Enabled	1								En	abl	e sl	hor	tcu	t																		
E	RW	CROSS_STOP										Sh	ort	cut	be	twe	en	CR	OS.	S e	ven	t aı	nd	STC	<mark>)P</mark> t	ask									
			Disabled	0								Dis	sab	le s	sho	rtcu	ıt																		
			Enabled	1								En	abl	e sl	hor	tcu	t																		

#### Table 326: INTEN

Bit r Id Rese	iumbe et	er		31 3 0 0			25 2 0 0			212 00				71 0			4 13 0					7 0 (	54	с	1 B 0	A
Id	RW	Field	Value Id	Valu	e			Des	crip	otior	۱															
A	RW	READY	Disabled Enabled	0 1				Ena Disa Ena	abl		dis	able	e int	err	upt	on	RE/	ΔY	eve	ent						Ī
В	RW	DOWN	Disabled Enabled	0 1				Ena Disa Ena	abl		dis	able	e int	err	upt	on	DO	WN	ev	ent						
С	RW	UP	Disabled Enabled	0 1				Ena Disa Ena	abl		dis	able	e int	err	upt	on	UP	eve	nt							
D	RW	CROSS	Disabled Enabled	0 1				Ena Disa Ena	abl		dis	able	e int	err	upt	on	CRO	DSS	eve	ent						

#### Table 327: INTENSET

		Note: Write '0' has no ef	fect. When read this registe	r wil	l reti	urn	the	valu	le c	of <mark>//</mark>	NTE	N.																						
Bit r	numbe	er		31	30 2	9 2	8 27	7 26	5 25	5 24	4 23	22	2 21	L 20	) 19	9 18	17	16	1	51	1 13	3 1	2 1	1 1	09	8	7	6	5	4	3	2	1	0
Id																															D	С	В	Α
Rese	et			0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	ue						D	escr	ript	ion																				
А	RW	READY									٧	/rite	e '1	' to	En	able	e in	ter	up	t o	ח <i>RI</i>	EAL	)Y e	ever	nt.									
			Enabled	1							E	nab	ole																					
В	RW	DOWN									V	/rite	e '1	' to	En	able	e in	ter	up	t o	ו D	on	∕N €	eve	nt.									
			Enabled	1							E	nab	ole																					
С	RW	UP									V	/rite	e '1	' to	En	able	e in	ter	up	t o	ח <i>U</i>	P e	ven	t.										
			Enabled	1							E	nab	ole																					
D	RW	CROSS									V	/rite	e '1	' to	En	able	e in	ter	up	t o	n <mark>C</mark>	ROS	S e	ver	nt.									
			Enabled	1							E	nab	ole																					

#### Table 328: INTENCLR

Bit r	numbe	er		31 30 29 28 2	7 26 25	5 24 2	3 22	21	20	19 1	8 1	7 16	5 15	5 14	13	3 12	2 11	. 10	9	8	7	6	5	4	3	2	1
Id																									D	CE	3 /
Rese	et			0 0 0 0 0	0 0	0 0	0	0	0	0 0	) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D C	) (
Id	RW	Field	Value Id	Value		D	escri	iptic	on																		
A	RW	READY				١	Nrite	e '1' '	to C	Clear	r int	erru	ipt	on /	REA	DY	eve	ent.									
			Disabled	1		I	Disab	ole																			
В	RW	DOWN				١	Nrite	e '1' '	to C	Clear	r int	erru	ipt	on I	DOI	ΝN	eve	ent.									
			Disabled	1		I	Disab	ole																			
С	RW	UP				١	Nrite	e '1' '	to C	Clear	r int	erru	pt	on I	UP (	eve	nt.										
			Disabled	1		I	Disab	ole																			
D	RW	CROSS				1	Nrite	e '1' '	to C	Clear	r int	erru	pt	on (	CRC	SS	eve	nt.									
			Disabled	1		1	Disab	ole																			



#### Table 329: RESULT

Bit	numb	er		31 30 2	9 28	8 27	26	25	24 3	23 2	22 2	12	0 19	9 18	3 17	16	15	14	13 :	12 :	11 1	0 9	8 (	7	6	5	4	3	21	10
Id																														Α
Res	et			0 0 0	0	0	0	0	0 (	0 0	) ()	0	0	0	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value						Des	crip	tion	1																	
А	R	RESULT								Res	ult o	of la	ist c	com	par	e. D	)eci	sion	ı poi	nt S	SAM	PLE	tas	k.						
			Bellow	0						Inp	ut v	olta	ge i	is b	elov	v th	e re	efer	ence	e th	resh	old	(VII	۷+ <	: VII	٧-).				
			Above	1						Inp	ut v	olta	ge i	is al	oove	e th	e re	efer	ence	e th	resh	old	(VII	N+ >	· VII	٧-).				

#### Table 330: ENABLE

Bit	num	ıbe	r		31 3	0 2	92	82	72	62	52	4 2	32	22	12	0 1	91	18 :	17	16	15	14	13	12	2 1:	1 1(	09	8	7	6	5	4	3	2	1	0
Id																																			Α	Α
Res	et				0 0	0	0	0	0	0	0	0	0	0	0	0	0	) (	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RV	N	Field	Value Id	Valu	е						C	esc	ript	tio	٦																				
А	RV	Ν	ENABLE									1	Ena	ble	or	disa	able	e LF	PCC	DΜ	Р															
				Disabled	0							- 1	Disa	ble																						
				Enabled	1							l	Ena	ble																						

#### Table 331: PSEL

Bit number Id		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW PSEL		Analog pin select
	AnalogInput0	0 AINO selected as analog input
	AnalogInput1	1 AIN1 selected as analog input
	AnalogInput2	2 AIN2 selected as analog input
	AnalogInput3	3 AIN3 selected as analog input
	AnalogInput4	4 AIN4 selected as analog input
	AnalogInput5	5 AIN5 selected as analog input
	AnalogInput6	6 AIN6 selected as analog input
	AnalogInput7	7 AIN7 selected as analog input

#### Table 332: REFSEL

Bit numbe Id	er		31	. 30	29	28	27	26 2	25 24	4 23	3 22	21	20	19	18 1	171	16 1	15 1	14 1	31	2 1:	1 10	9	8	7	6	5	4	3	2 4	1 A .	0 A
Reset			0	0	0	0	0	0 0	0 (	0	0	0	0	0	0 0	) (	) (	) (	) ()	0	0	0	0	0	0	0	0	0	0 (	) (	0	D
Id RW	Field	Value Id	Va	lue						De	escri	ptic	on																			
A RW	REFSEL	SupplyOneEighthPrescalin SupplyTwoEighthsPrescalin SupplyThreeEighthsPrescalin SupplyFourEighthsPrescalin SupplyFiveEighthsPrescalin SupplySixEighthsPrescalin SupplySevenEighthsPresca ARef	1 2 3 4 5								DD DD DD DD DD DD DD DD	ence * 1/2 * 2/2 * 3/2 * 3/2 * 3/2 * 5/2 * 5/2	8 se 8 se 8 se 8 se 8 se 8 se 8 se 8 se	elec elec elec elec elec elec elec	ted ted ted ted ted ted ted	as r as r as r as r as r as r	refe refe refe refe refe refe	rer rer rer rer rer	nce nce nce nce nce	_												

#### Table 333: EXTREFSEL

Bit	num	۱be	r		31 3	0 29	9 28	8 27	7 26	5 25	5 24	23	22	21	20	19	18	3 17	16	5 15	5 14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id																																			Α
Res	et				0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	R۱	w	Field	Value Id	Valu	е						De	scri	pti	on																				
А	R۱	N	EXTREFSEL									Ex	terı	nal	ana	alog	g re	fer	enc	e s	ele	ct													
				AnalogReference0	0							Us	e A	REI	F0 a	as e	exte	erna	al a	nalo	og r	efe	ren	ce											
				AnalogReference1	1							Us	e A	REI	F1 a	as e	exte	erna	al a	nalo	og r	efe	ren	ce											

#### Table 334: ANADETECT

Bit	numbe	er		31 30 2	9 28 2	7 26 2	25 24	23	22 21	1 20	) 19	18 1	17 10	6 15	14	13 1	12 1	1 10	9	8	7	55	4	3	2	1 0	i
Id																				-	-		-	-		A A	
Res	et			0 0 0	0 0	0 0	0 (	0	0 0	0	0	0 0	0 0	0	0	0 0	) 0	0	0	0 (	0 0	0	0	0	0	0 0	
Id	RW	Field	Value Id	Value				Des	cript	ion																	
А	RW	ANADETECT						An	alog	dete	ect c	onfi	gura	ition													
			Cross	0				Ge	nera	te A	NAD	ETE	CT o	n cr	ossi	ng, b	oth	upv	varc	l cro	ssin	g an	d				
								do	wnw	ard	cros	sing															
			Up	1				Ge	nera	te A	NAD	ETE	CT o	n up	owa	'd cr	ossi	ng o	nly								
			Down	2				Ge	nera	te A	NAD	ETE	CT o	n do	own	ward	d cro	ossin	g or	nly							



# 33 Software Interrupts (SWI)

### **33.1 Functional description**

A set of interrupts have been reserved for use as software interrupts.

### **33.2 Register Overview**

#### Table 335: Instances

Base address	Peripheral	Instance	Description	
0x40014000	SWI	SWI0	Software interrupt	
0x40015000	SWI	SWI1	Software interrupt	
0x40016000	SWI	SWI2	Software interrupt	
0x40017000	SWI	SWI3	Software interrupt	
0x40018000	SWI	SWI4	Software interrupt	
0x40019000	SWI	SWI5	Software interrupt	