# **Bluetooth Module**

# ABBTM-NVC-MDCS42A



# Moisture Sensitivity Level (MSL) – Level 3

Note: MSL3 packaging applies to MOQ of (50) units. Devices sold in less than MOQ quantities will be provided in an ESD bag with Desiccant.

#### **FEATURES:**

- Bluetooth V2.1+EDR (class2)
- TX power +4dbm, / -84dBm RX sensitivity
- Onboard Meander line PCB antenna support 10 meters
- Support sniff and deep sleep mode
- Supports master and slave
- Supports Bluetooth profiles SPP, HID, DUN, OPP, iAP ver Bluetooth
- UART and USB programming and data interfaces
- I2C Master interface
- Support Apple iAP protocol
- PCM digital audio interfaces
- 8MBit onboard flash
- 25.80x13.40x2.2mm
- BQB/FCC/CE Certified\*

\*Note: ABBTM-NVC-MDCS42A crosses to NovaComm P/N: NVC-MDCS42A. BQB/FCC/CE certification documentation is under P/N: NVC-MDCS42A.

#### **GENERAL DESCRIPTION**

ABBTM-NVC-MDCS42A is a class 2 Bluetooth® 2.1+EDR (Enhanced Data Rates) module, based on NovaComm's proprietary technology. It is a highly integrated and sophisticated module which contains all the necessary elements from radio to antenna and a fully implemented protocol stack. It is an ideal solution for integrating Bluetooth® into various products with limited knowledge of Bluetooth® and RF technologies.

With NovaComm's iNova® bluetooth stack firmware, designers can easily customize their applications to support different Bluetooth profiles, such as SPP, HID, DUN, OPP.

This module can also interface with Apple's Authentication Coprocessor and build an iAP over Bluetooth application.

# PIN CONFIGURATION:



# **APPLICATIONS:**

(Pb)

- Cable replacement
- Bar code and RFID scanners
- Measurement and monitoring systems

**RoHS/RoHS II compliant** 

- Industrial sensors and controls
- Medical devices
- Industrial PCs and laptops



**PIN DESCRIPTION** 

Pin	Symbol	І/О Туре	Description
1	AIO1	Bi-directional	Programmable input/output line
2	GND	Ground	Ground
3	SPI_MOSI	CMOS input, with weak internal pull-down	Serial Peripheral Interface data input
4	PIO6	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
5	PIO7	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
6	RESETB	CMOS input with weak internal pull-up	Reset if low. Input denounced so must be low for >5ms to cause a reset
7	SPI_CLK	input with weak internal pull-down	Serial Peripheral Interface clock
8	PCM_CLK	Bi-directional with weak internal pull-down	Synchronous Data Clock
9	PCM_SYNC	Bi-directional with weak internal pull-down	Synchronous Data Sync
10	PCM_IN	CMOS Input, with weak internal pull-down	Synchronous Data Input
11	PCM_OUT	CMOS output, tri-state, with weak internal pull-down	Synchronous Data Output
12	VDD_3V3	3V3 power input	3V3 power input
13	GND	Ground	Ground
14	GND	Ground	Ground
15	PIO11	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
16	PIO10	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
17	PIO9	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
18	PIO8	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
19	GND	Ground	Ground
20	UART_RX	CMOS input with weak internal pull-down	UART data input
21	UART_TX	CMOS output, tristate, with weak internal pull-up	UART data output
22	UART_RTS	CMOS output, tri-state, with weak internal pull-up	UART request to send active low
23	UART_CTS	CMOS input with weak internal pull-down	UART clear to send active low
24	USB_D+	Bi-directional	USB data plus with selectable internal 1.5K pull-up resistor
25	USB_D-	Bi-directional	USB data minus
26	PIO2	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
27	PIO3	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
28	PIO5	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
29	PIO4	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
30	SPI_CSB	CMOS input with weak internal pull-up	Chip select for Synchronous Serial Interface active low
31	SPI_MISO	CMOS output, tri-state, with weak internal pull-down	Serial Peripheral Interface data output
32	AIO0	Bi-directional	Programmable input/output line





RoHS/RoHS II compliant

ABBRACON<sup>®</sup> ABBRACON<sup>®</sup> ABBTM-NVC-MDCS42A FCC ID: 0C3BM1842 DC: 1326 **RoHS** CE

25.8 x 13.4 x 2.2 mm SMT

# **ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Rating**

Rating	Min	Max	Unit
Storage Temperature	-40	+120	°C
PIO/AIO Voltage	-0.4	+3.7	V
VDD Voltage	-0.4	+3.7	V
Other Terminal Voltages except RF	-0.4	VDD+0.4	V

#### **Recommended Operating Conditions**

<b>Operating Condition</b>	Min	Тур	Max	Unit
Operating Temperature Range	-40		+85	°C
VDD Voltage	+2.7	+3.3	+3.7	V

#### **Power Consumptions**

Operating Condition	Min	Тур	Max	Unit
Radio On <sup>*</sup> (Discovery)		23		mA
Radio On <sup>*</sup> (Inquiry window time)		35		mA
Connected (Deep sleep disable, sniff enable)	1.4	3	11	mA
Connected (Deep sleep enable, sniff enable)	0.04	2.4	11	mA
Connected with data transfer	3	10	15	mA

\* Note :

Power consumption depends on the firmware used. Typical values are shown in the table.

Sniff mode ----- In Sniff mode, the duty cycle of the slave's activity in the piconet may be reduced. If a slave is in active mode on an ACL logical transport, it shall listen in every ACL slot to the master traffic, unless that link is being treated as a scatter net link or is absent due to hold mode. With sniff mode, the time slots when a slave is listening are reduced, so the master shall only transmit to a slave in specified time slots. The sniff anchor points are spaced regularly with an interval of Tsniff.



# **INPUT/OUTPUT TERMINAL CHARACTERISTICS**

# **Digital Terminals**

Supply Voltage Levels	Min	Тур	Max	Unit
Input Voltage Levels	•			
V <sub>IL</sub> input logic level low	-0.4		+0.8	V
V <sub>IH</sub> input logic level high	0.7VDD		VDD+0.4	V
Output Voltage Levels	•	•		
$V_{OL}$ output logic level low, $I_{OL} = 4.0 \text{mA}$			0.2	V
$V_{OH}$ output logic level high, $I_{OH}$ = -4.0mA	VDD-0.2			V
Input and Tri-state Current				
Strong pull-up	-100	-40	-10	μΑ
Strong pull-down	10	40	100	μΑ
Weak pull-up	-5	-1.0	-0.2	μΑ
Weak pull-down	0.2	+1.0	5.0	μΑ
I/O pad leakage current	-1	0	+1	μΑ
C <sub>I</sub> Input Capacitance	1.0		5.0	pF

USB

USB Terminals	Min	Тур	Max	Unit					
Input Threshold									
V <sub>IL</sub> input logic level low			0.3VDD	V					
V <sub>IH</sub> input logic level high	0.7VDD			V					
Input Leakage Current									
$GND < VIN < VDD^{(a)}$	-1	1	5	μΑ					
C <sub>I</sub> Input capacitance	2.5		10.0	pF					
Output Voltage Levels to Co	orrectly Termin	ated USB Ca	ble						
V <sub>OL</sub> output logic level low	0.0		0.2	V					
V <sub>OH</sub> output logic level high	2.8		VDD	V					

<sup>(a)</sup>Internal USB pull-up disable





Visit www.abracon.com for Terms & Conditions of Sale **Revised: 08.08.13** 30332 Esperanza, Rancho Santa Margarita, California 92688 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com



25.8 x 13.4 x 2.2 mm SMT

RoHS/RoHS II compliant

## > PHYSICAL INTERFACES

#### **Power Supply**

The module accepts a 3.3V DC power input.

#### Reset

The module may be reset from several sources: RESETB pin, power-on reset, a UART break character or via software configured watchdog timer.

The RESETB pin is an active low reset and is internally filtered using the internal low frequency clock oscillator. A reset will be performed between 1.5 and 4.0ms following RESETB being active. It is recommended that RESETB be applied for a period greater than 5ms.

Pin Name / Group	Pin Status on Reset
PIOs	Input with weak pull-down
AIOs	Output, driving low
PCM_OUT	Tri-stated with weak pull-down
PCM_IN	Input with weak pull-down
PCM_SYNC	Input with weak pull-down
PCM_CLK	PD
UART_TX	Output tri-stated with weak pull-up
UART_RX	Input with weak pull-down
UART_RTS	Output tri-stated with weak pull-up
UART_CTS	Input with weak pull-down
USB_DP	Input with weak pull-down
USB_DN	Input with weak pull-down
SPI_CSB	Input with weak pull-up
SPI_CLK	Input with weak pull-down
SPI_MOSI	Input with weak pull-down
SPI_MISO	Tri-stated with weak pull-down
RESETB	Input with weak pull-up

#### **Internal Antenna**

The module integrates a Meander line PCB chip antenna. There's no need to use antenna on customer's PCB. Please take precaution to leave ample clearance for the antenna (See Figure 17)



Visit www.abracon.com for Terms & Conditions of Sale **Revised: 08.08.13** 30332 Esperanza, Rancho Santa Margarita, California 92688 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com



(Pb) RoHS/RoHS II compliant



(Pb)

# PIO

ABBTM-NVC-MDCS42A has a total of 10 digital programmable I/O terminals. They are powered from VDD (3.3V). Their functions depend on firmware running on the device. PIO lines can be configured through software to have either weak or strong pull-ups or pull-downs.

#### Note:

All PIO lines are configured as inputs with weak pull-downs at reset.

Any of the PIO lines can be configured as interrupt request lines or as wake-up lines from sleep modes.

## AIO

ABBTM-NVC-MDCS42A has 2 analogue I/O terminals. Their functions depend on software. Typically ADC functions can be configured to battery voltage measurement. They can also be used as a digital PIO.

#### UART

This module has a standard UART interface which provides a simple mechanism for communicating with other serial devices using the RS232 protocol.

The UART CTS and RTS signals can be used to implement RS232 hardware flow control where both are active low indicators.

Parameter	Parameter							
	Minimum	1200 baud (≤2%Error)						
Baud Rate	Iviiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	9600 baud (≤1%Error)						
	Maximum	3M baud (≤1%Error)						
Flow Control		RTS/CTS or None						
Parity		None, Odd or Even						
Number of Stop	1 or 2							
Bits per Byte	8							

#### **Possible UART Settings**

# I<sup>2</sup>C Master

PIO6, PIO7 and PIO8 can be used to form a master I<sup>2</sup>C interface. The interface is formed using software to drive these lines. It is suited only to relatively slow functions such as driving a LCD, keyboard scanner or EEPROM. In the case, PIO lines need to be pulled up through  $2.2K\Omega$  resistors.



Figure 2. Example EEPROM Connection with I<sup>2</sup>C Interface





#### **SPI Interface**

The synchronous serial port interface (SPI) is used for flash/debug the module only. It cannot be used for any user functionality. Please always design test points for this interface on the PCB in case there is need to re-flash the module or flash-in-field in manufacture.

#### **PCM Interface**

PCM is a standard method used to digitize audio (particularly voice) for transmission over digital communication channels. Through its PCM interface, the module has hardware support for continual transmission and reception of PCM data, thus reducing processor overhead for applications. The module offers a bi-directional digital audio interface that routes directly into the baseband layer of the on-chip firmware. It does not pass through the HCI protocol layer.

Hardware on the module allows the data to be sent to and received from a SCO connection. Up to three SCO connections can be supported by the PCM interface at any one time.

The module can operate as the PCM interface master generating an output clock of 128, 256 or 512kHz. When configured as PCM interface slave, it can operate with an input clock up to 2048kHz. The module is compatible with a variety of clock formats, including Long Frame Sync, Short Frame Sync and GCI timing environments.

It supports 13-bit or 16-bit linear, 8-bit  $\mu$ -law or A-law companied sample formats at 8k samples/s and can receive and transmit on any selection of three of the first four slots following PCM\_SYNC.

The module interfaces directly to PCM audio devices including the following:

- Qualcomm MSM 3000 series and MSM 5000 series CDMA baseband devices
- OKI MSM7705 four channels A-law and μ-law CODEC
- Motorola MC145481 8-bit A-law and μ-law CODEC
- Motorola MC145483 13-bit linear CODEC
- STW 5093 and 5094 14-bit linear CODECs
- The module is also compatible with the Motorola SSI<sup>TM</sup> interface.

#### PCM Interface Master /Slave

When PCM is configured as a master, the module generates PCM\_CLK and PCM\_SYNC.





When PCM is configured as the slave, the module accepts PCM\_CLK rates up to 2048kHz.





**RoHS/RoHS II compliant** 

(Pb)

#### Long Frame Sync

Long Frame Sync is the name given to a clocking format that controls the transfer of PCM data words or samples. In Long Frame Sync, the rising edge of PCM\_SYNC indicates the start of the PCM word. When the module is configured as PCM master, generating PCM\_SYNC and PCM\_CLK, then PCM\_SYNC is 8-bits long. When the module is configured as PCM Slave, PCM\_SYNC may be from two consecutive falling edges of PCM\_CLK to half the PCM\_SYNC rate, i.e., 62.5µs long.

PCM_SYNC										
PCM_CLK										
PCM_OUT		1	2	3	4	5	6	7	8	
PCM_IN	Undefined	1	2	3	4	5	6	7	8	Undefined

Figure 5. Long Frame Sync (shown with 8-bit Companded Sample)

#### **Short Frame Sync**

In Short Frame Sync, the falling edge of PCM\_SYNC indicates the start of the PCM word. PCM\_SYNC is always one clock cycle long.

PCM_SYNC																		
PCM_CLK											$\Box$				$\Box$	$\Box$		
PCM_OUT		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	10	
PCM_IN	Undefined	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Undefined

Figure 6. Short Frame Sync (shown with 16-bit Sample)

As with Long Frame Sync, the module samples PCM\_IN on the falling edge of PCM\_CLK and transmits PCM\_OUT on the rising edge. PCM\_OUT may be configured to be high impedance on the falling edge of PCM\_CLK in the LSB position or on the rising edge.



**Bluetooth Module** 

ABBTM-NVC-MDCS42A

RoHS/RoHS II compliant



## **Multi-slot Operation**

More than one SCO connection over the PCM interface is supported using multiple slots. Up to three SCO connections can be carried over any of the first four slots.

LONG_PCM_SYNC	
Or SHORT_PCM_SYNC	
PCM_CLK	
PCM_OUT	1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
PCM_IN	Do Not Care 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 Do Not Care

Figure 7. Multi-Slot Operation with Two Slots and 8-bit Companded Samples

# **GCI Interface**

The module is compatible with the General Circuit Interface (GCI), a standard synchronous 2B+D ISDN timing interface. The two 64Kbps B channels can be accessed when this mode is configured.

PCM_SYNC																			
PCM_CLK	Л	ЛЛ	ЛЛ	ΠΛ	ЛЛ	ЛЛ	ЛЛ	ЛЛ	ЛЛ			ЛЛ	ΠΛ	ЛЛ	ΠΛ	ЛЛ	ЛЛ		
PCM_OUT		1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8	]	
PCM_IN	Do Not Care	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7	8	Do Not Care	
						Chann				e			B2 (	Chann	el				
The start of a frame is indica		-		-	edge						l rur	is at	8kF	Iz. V	Vith	the	mod	ule in	slave mod
frequency of PCM CLK car	ı be ı	ip to	4.0	96M	Hz.														





### **Slot and Sample Formats**

The module can receive and transmit on any selection of the first four slots following each sync pulse. Slot durations can be either 8 or 16 clock cycles. Durations of 8 clock cycles may only be used with 8-bit sample formats. Durations of 16 clocks may be used with 8-bit, 13-bit or 16-bit sample formats. The module supports 13-bit linear, 16-bit linear and 8-bit  $\mu$ -law or A-law sample formats. The sample rate is 8k samples/s. The bit order may be little or big endian. When 16-bit slots are used, the 3 or 8 unused bits in each slot may be filled with sign extension, padded with zeros or a programmable 3-bit audio attenuation compatible with some Motorola CODECs.



Figure 9. 16-bit Slot Length and Sample Formats

#### **Additional Features**

The module has a mute facility that forces PCM\_OUT to be 0. In master mode, PCM\_SYNC may also be forced to 0 while keeping PCM\_CLK running which some CODECS use to control power down.





## **PCM Master Timing Information**

Symbol			Min	Тур	Max	Unit
		4MHz DDS		128	-	
	PCL_CLK Frequency	generation. Selection of frequency is	-	256	-	kHz
		programmable.		512		
$\mathbf{f}_{mclk}$		48MHz DDS generation. Selection of frequency is programmable.	2.9		-	kHz
PCM_SYNC frequency			8	-		kHz
t <sub>mclkh</sub> <sup>(a)</sup>	PCM_CLK high	4MHz DDS generation	980	-	-	ns
(a)	PCM_CLK low	4MHz DDS generation	730	-		ns
t <sub>mclkl</sub>	PCM_CLK jitter	48MHz DDS generation	-		21	ns pk-pk
t <sub>dmclksynch</sub>	Delay time from PCM_CLK high to PCM_SYNC high		-	-	20	ns
t <sub>dmclkpout</sub>	Delay time from PCM_CLK high to valid PCM_OUT		-	-	20	ns
t <sub>dmclklsyncl</sub>	Delay time from PCM_CLK low to PCM_SYNC low (Long Frame Sync only)		-	-	20	ns
t <sub>dmclkhsyncl</sub>	Delay time from PCM_CLK high to PCM_SYNC low		-	-	20	ns
t <sub>dmclklpoutz</sub>	Delay time from PCM_CLK low to PCM_OUT high impedance		-	-	20	ns
t <sub>dmclkhpoutz</sub>	Delay time from PCM_CLK high to PCM_OUT high impedance		-	-	20	ns
t <sub>supinclk1</sub>	Set-up time for PCM_IN valid to PCM_CLK low		30	-	-	ns
t <sub>hpinclkl</sub>	Hold time for PCM invalid	10	-	-	ns	

<sup>(a)</sup> Assumes normal system clock operation. Figures will vary during low power modes, when system clock speeds are reduced.



Figure 10. PCM Master Timing Long Frame Sync



Figure 11. PCM Master Timing Short Frame Sync





25.8 x 13.4 x 2.2 mm SMT

# **PCM Slave Timing Information**

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>sclk</sub>	PCM clock frequency (Slave mode: input)	64	-	2048	kHz
$f_{sclk}$	PCM clock frequency (GCI mode)		-	4096	kHz
t <sub>sclkl</sub>	PCM_CLK low time		-	-	ns
t <sub>sclkh</sub>	PCM_CLK high time	200	-	-	ns
t <sub>hsclksynch</sub>	Hold time from PCM_CLK low to PCM_SYNC high	30	-	-	ns
t <sub>susclksynch</sub>	Set-up time for PCM_SYNC high to PCM_CLK low	30	-	-	ns
t <sub>dpout</sub>	Delay time from PCM_SYNC or PCM_CLK whichever is later, to valid PCM_OUT data (Long Frame Sync only)	-	-	20	ns
t <sub>dsclkhpout</sub>	Delay time from CLK high to PCM_OUT valid data	-	-	20	ns
t <sub>dpoutz</sub>	Delay time from PCM_SYNC or PCM_CLK low, whichever is later, to PCM_OUT data line high impedance	-	-	20	ns
t <sub>supinsclkl</sub>	Set-up time for PCM_IN valid to CLK low	30	-	-	ns
t <sub>hpinsclk1</sub>	Hold time for PCM_CLK low to PCM_IN invalid	30	-	-	ns







RoHS/RoHS II compliant

Figure 13. PCM Slave Timing Short Frame Sync



# **Bluetooth Module**

# ABBTM-NVC-MDCS42A



# USB

This is a full speed (12M bits/s) USB interface for communicating with other compatible digital devices. The module acts as a USB peripheral, responding to request from a master host controller, such as a PC.

The USB interface is capable of driving a USB cable directly. No external USB transceiver is required. The device operates as a USB peripheral, responding to requests from a master host controller such as a PC. Both the OHCI and the UHCI standards are supported. The set of USB endpoints implemented can behave as specified in the USB section of the Bluetooth specification v2.0+EDR or alternatively can appear as a set of endpoints appropriate to USB audio devices such as speakers.

The module has an internal USB pull-up resistor. This pulls the USB\_DP pin weakly high when module is ready to enumerate. It signals to the USB master that it is a full speed (12Mbit/s) USB device.



#### Figure 14. USB Connections

Identifier	Value	Function
R <sub>s</sub>	$27\Omega$ Nominal	Impedance matching to USB cable

#### Note:

USB\_ON is only used when the firmware need an input to detect if USB is connected and the USB function shall be enabled. In such case it is shared with the module PIO terminals. If detection is not needed (firmware already runs with USB, such as USB DFU or USB CDC), USB\_ON is not needed.





(Pb) RoHS/RoHS II compliant

## SOFTWARE STACKS

ABBTM-NVC-MDCS42A is Bluetooth 2.1+EDR module, the embedded iNova Bluetooth Stack firmware supports the SPP, SDP, OPP, FAX, HID Profile, and supports up to seven devices simultaneously connected.

Furthermore, the Apple iAP (iPod Accessory Protocol) which is used to connect with iOS devices has also been implemented and included in iNova Bluetooth Stack firmware.

Please contact Abracon for support of more profiles and applications with iNova Bluetooth stack firmware.

#### iNOVA Stack



#### Figure 15. iNOVA Stack

ABBTM-NVC-MDCS42A is supplied with Bluetooth 2.1+EDR compliant stack firmware. With Novacomm's iNova profile stacks, the host MCU can easily integrate HFP, A2DP, AVRCP, SPP, HID profiles and iAP over Bluetooth functions.

Please refer to the Abracon Control Interface User Guide (ACCI) for the details.

To develop accessories for iOS devices or products to connect to iOS devices, the developers must register and be approved by Apple's Made for iPod (MFi) program. Licensed developers gain access to technical documentation, hardware components, technical support and certification logos.

Please visit Apple developer portal at the link below for more information:

http://developer.apple.com/ipod/

ABRACON IS

ISO 9001:2008

CERTIFIED







**REFERENCE DESIGN** 



ABRACON IS ISO 9001:2008 CERTIFIED







25.8 x 13.4 x 2.2 mm SMT

## **RF LAYOUT GUIDELINES**

ABBTM-NVC-MDCS42A has an on-board PCB antenna. Therefore, antenna placement is very important to ensure a good RF performance of the module. Figure 17 shows some examples of the module placement.

① : Placement not recommended

(2), (3), (4): Recommended antenna placement



Figure 17. Placement of the Module on a Main Board

# **REFLOW PROFILE:**

ABBTM-NVC-MDCS42A is compatible with industrial standard reflow profile for Pb-free solders. The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder re-flow.

There are four zones:

- Preheat Zone This zone raises the temperature at a controlled rate, typically 1-2.5°C/s.
- Equilibrium Zone This zone brings the board to a uniform temperature and also activates the flux. The duration in this zone (typically 2-3 minutes) will need to be adjusted to optimise the out gassing of the flux.
- Reflow Zone- The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint.
- Cooling Zone The cooling rate should be fast, to keep the solder grains small which will give a longer lasting joint. Typical rates will be 2-5°C/s.



Key features of the profile:

- Initial Ramp = 1-2.5°C/sec to 175°C  $\pm 25$ °C equilibrium
- Equilibrium time = 60 to 180 seconds
- Ramp to Maximum temperature  $(250^{\circ}C) = 3^{\circ}C/sec$  max.
- Time above liquidus temperature (217°C): 45-90 seconds
- Device absolute maximum reflow temperature: 255°C

Figure 18. Typical Lead-Free Reflow Solder Profile for ABBTM-NVC-MDCS42A





**OUTLINE DIMENSIONS:** 







**ATTENTION:** Abracon Corporation's products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. Abracon's products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for more information.

ABRACON IS ISO 9001:2008 CERTIFIED

