

3.3V, PCI Express® 3.0 2-Lane, (4-Channel), Differential Mux/Demux with Bypass

Features

→ 8 Differential Channel SPST switch with Mux/DeMux option

→ PCIe® 3.0 performance

→ Bi-directional operation

→ Low Bit-to-Bit Skew: 10ps (between ± signals)

→ Low Crosstalk: -50dB @ 4.0GHz (8Gbps)

→ Low Off Isolation: -21dB @4GHz

→ Low Insertion Loss: -1.8dB @ 4.0GHz (8Gbps)

→ Return Loss: -15dB @4GHz

→ V_{DD} Operating Range: 3.3V ±10%


→ ESD Tolerance: 2kV HBM

→ Packaging (Pb-free & Green): 42-contact, TQFN (ZH42)

Truth Table

Function	SEL	OE#	
Ax = Bx	T	0	
Cx = Dx	L		
Ax = Dx	Н	0	
B = C = Hi-Z	П	U	
Ax, Bx , Cx , $Dx = Hi-Z$ (disconnected)	x	1	

Block Diagram




Description

Pericom semiconductor's PI3PCIE3422 is an 8 to 4 channel differential multiplexer/demultiplexer featuring 8-channel pass-through. It supports two full PCIe® lanes at 8.0Gbps PCIe® 3.0 performance.

With the select control input low Port A connects to Port B, and Port C connects to port D for an 8-channel differential pass-though. When the select control input is high Port A connects to Port D, and Port B and Port C are in a high-impedance state. The mux/demux function is between Port A and Ports B or D as determined by the select input control.

Pin Diagram (Top-side view)





Pin Description

Pin #	Pin Name	I/O	Description	
1	A0+	I/O	Signal I/O, Channel 0, Port A	
2	A0-			
5	A1+	I/O	Signal I/O, Channel 1, Port A	
6	A1-			
10	A2+	I/O	Signal I/O, Channel 2, Port A	
11	A2-			
14	A3+	I/O	Signal I/O, Channel 3, Port A	
15	A3-			
38	B0+	I/O	Signal I/O, Channel 0, Port B	
37	В0-			
34	B1+	I/O	Signal I/O, Channel 1, Port B	
33	B1-			
29	B2+	I/O	Signal I/O, Channel 2, Port B	
28	B2-			
25	B3+	I/O	Signal I/O, Channel 3, Port B	
24	В3-			
3	C0+	I/O	Signal I/O, Channel 0, Port C	
4	C0-			
7	C1+	I/O	Signal I/O, Channel 1, Port C	
8	C1-			
12	C2+	I/O	Signal I/O, Channel 2, Port C	
13	C2-			
16	C3+	I/O	Signal I/O, Channel 3, Port C	
17	C3-			
36	D0+	I/O	Signal I/O, Channel 0, Port D	
35	D0-			
32	D1+	I/O	Signal I/O, Channel 1, Port D	
31	D1-			
27	D2+	I/O	Signal I/O, Channel 2, Port D	
26	D2-			
23	D3+	I/O	Signal I/O, Channel 3, Port D	
22	D3-			
41	OE#	I	Output Enable, active low. When OE# = 0 the device I/O is enabled. When OE#=1, all I/O are high impedance	
9	SEL	I	Operation mode Select (when SEL=0: A \rightarrow B, C \rightarrow D, when SEL=1: A \rightarrow D, B + C = Hi-Z)	
18, 20, 30, 40, 42	V_{DD}	Pwr	3.3V ±10% Positive Supply Voltage	
19, 21, 39, Center Pad	GND	Pwr	Power ground	



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +4.6V
Channel DC Input Voltage	0.5V to 1.5V
DC Output Current	120mA
Power Dissipation	0.5W
SEL DC Input Voltage	0.5V to 4.6V

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{DD}	3.3V Power Supply		3.0	3.3	3.6	V
I_{DD}	Total current from V _{DD} 3.3V supply	SEL and OE# at OV or V_{DD}		0.15	1	mA
T _{CASE}	Case temperature range for operation within spec.		-40		85	Celsius

DC Electrical Characteristics for Switching over Operating Range

Parameters	Description	Test Conditions ⁽¹⁾	Min	Typ(1)	Max	Units
V _{IH} - SEL	Input HIGH Voltage, SEL input	Guaranteed HIGH level	2		3.6	
V _{IL} - SEL	Input LOW Voltage, SEL input	Guaranteed LOW level	0		0.8	V
V _{IK}	Clamp Diode Voltage	$V_{DD} = Max., V_{IN} = -18mA$		-0.7	-1.2	
I _{IH}	Input HIGH Current for OE# and SEL	$V_{DD} = Max., V_{IN} = V_{DD}$	-10		10	
I_{IH}	Input HIGH Current	$V_{DD} = Max., V_{IN} = 1.5V$	-10		+10	μΑ
I_{IL}	Input LOW Current	$V_{DD} = Max., V_{IN} = GND$	-10		+10	
R _{ON}	On Channel Resistance	$V_{\mathrm{DD}} = \mathrm{Min.}, V_{\mathrm{IN}} = 1.3 \mathrm{V},$ $I_{\mathrm{IN}} = 40 \mathrm{mA}$		8	15	Ohm
C _{ON}	On Channel Capacitance	$V_{\rm DD} = 3.3 \text{V}, V_{\rm IN} = 0$		2.5		pF
I_{OZ}	Output Current	$V_{\rm DD}$ = Max., $V_{\rm IN}$ = 0V to 1.5V	-10		+10	μΑ

Note:

1. Typical values are at VDD = 3.3V, TA = 25°C ambient and maximum loading.

Switching Characteristics

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t _{PZH} , t _{PZL}	Line Enable Time - SEL to A_N , B_N , C_N , D_N		0.5	15	25	
$t_{\mathrm{PHZ}}, t_{\mathrm{PLZ}}$	Line Disable Time - SEL to A_N , B_N , C_N , D_N		0.5	5	25	ns
t _{b-b}	Bit-to-bit skew within the same differential pair			4	10	
t _{ch-ch}	Channel-to-channel skew				20	ps




Dynamic Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
BW	Bandwidth -3dB			7		GHz
		f=1.25GHz		-0.9	-1.0	
	D:0 1	f=2.5GHz		-1.2	-1.3	
DDIL	Differential Insertion Loss	f=4.0GHz		-1.7	-1.8	dB
	$(V_{IN} = -10dBm, DC = 0V)$	f=5.0GHz		-2.0	-2.1	
		f=8.0GHz		-5.0	-5.1	
DDIL _{OFF}	Differential Off Isolation	f= 4.0GHz		-19		dB
		f= 0 to 1.25GHz		-16	-15	
DDRL	Differential Return Loss	f= 1.25 to 2.5GHz		-15	-14	dB
		f= 2.5 to 4.0GHz		-15	-14	
		f= 0 to 2.8GHz		-52		
DDNEXT	Near End Crosstalk	f= 2.8 to 5.0GHz		-50		dB
		f= 5.0 to 8.0GHz		-48		


Notes:

1. Guaranteed by design. Typical values are at $V_{DD} = 3.3V$, $T_A = 25$ °C ambient and maximum loading.






Differential Insertion Loss




Differential Return Loss






Differential Off Isolation




Differential Crosstalk






8.0 Gbps RX signal eye without PI3PCIE3422


8.0 Gbps RX signal eye with PI3PCIE3422



Differential Insertion Loss and Return Test Circuit



Differential Off Isolation Test Circuit




Differential Near End Xtalk Test Circuit

P-0.3



Test Circuit for Electrical Characteristics $^{(1-5)}$




Notes:

- 1. C_L = Load capacitance: includes jig and probe capacitance.
- 2. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator
- 3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control. output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. All input impulses are supplied by generators having the following characteristics: $PRR \le MHz$, $Z_O = 50\Omega$, $t_R \le 2.5$ ns, $t_F \le 2.5$ ns.
- 5. The outputs are measured one at a time with one transition per measurement.

Switch Positions

Test	Switch
$t_{\rm PLZ}, t_{\rm PZL}$	3.0V
$t_{\mathrm{PHZ}}, t_{\mathrm{PZH}}$	GND
Prop Delay	Open

Switching Waveforms




Voltage Waveforms Enable and Disable Times

P-0.3



Packaging Information



12-0529

Note:

For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information

Ordering Code	Package Code	Package Description
PI3PCIE3422ZHE	ZH	Pb-free & Green, 42-contact TQFN

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging